From patchwork Wed Jul 17 21:47:05 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 813014 Delivered-To: patch@linaro.org Received: by 2002:adf:f288:0:b0:367:895a:4699 with SMTP id k8csp16774wro; Wed, 17 Jul 2024 14:49:25 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCU2JV63N38elvJfokgdqy6gEl87PcBevxBl8iLxVzVCnlQ3OKOGNOVDoeycWRaoisae5m2pSA6KWBgpPUpmmtp/ X-Google-Smtp-Source: AGHT+IHG6ri47iZrhJSkBy1b0fEPw64jTp+BTEmfZhgRds1FrJk3GH2AUL/+IcIACnWHtyAwsvHo X-Received: by 2002:ac8:7f49:0:b0:447:e2f0:64db with SMTP id d75a77b69052e-44f86e35096mr41604641cf.57.1721252965565; Wed, 17 Jul 2024 14:49:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1721252965; cv=none; d=google.com; s=arc-20160816; b=W9hKP1Br9VG1vjIBjNe+KxghEunolGhePZdywN9R/Wv90t8uanJz7veTD+o0jWTIR6 QnPe762b79pl/qcpxjuhNY1ta6wqXnnQT3PtiZHneKZRI1bE9WebCabg4py/crFL0FPB 0GjnID3D1GsrJVQhdThSLHbNd2BCkZE72SNulehltXgEGQQSRsocgHvPiu/KJP3m0/sU bzZlUX2fHC2iEFmf2H7G1x5vgp9hEmsSUzSntq5v24WsLkhMXG0YcE6keBcP6d3mI9w7 efQJuqUpXwELBI2rj3tUW1QFtXMAacB3v7giNw9C0YogBhA9bSH6ZJbozRkHhnA/B7Er /3IQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=PHiJgzHYk3q/G42f0TYNMlRJT0DdF9sH/CZJUoSP/yQ=; fh=DBrFeTGYwM/pL7JvhVRrhjLBRKBNPPs2D74xJddKbXE=; b=mJiMlZ3Eg8rIorEP7sJuOnuId7zOPaJj6MztL+YD7LJ2HAAoy2pB7BGe801v2oPYae Vuy9ZDdqr7NdMrlRM2GUAhd9HOwBOVxeDNozJjPu/j4C/eRF6C04nUSNXgGLa7Y9D+Wq OMPcb1iSPf1DvFsZlPoQbgOuW+D6gMRXWmKDSt2bdzeAMAxVpjkDC7HbMyX2x3stztQ+ UilmIfBne6x5VjTdVLjYxzHIdOeVYCxWPwjhWHX+C3mDAJKoUi9r50bwH2ZckaN21rlU Q5TStunhyPNCv1OmuBIuO7SbsmTVXNM5dI/fOtqqqq848TxsmIYBnwXvPwyy7ndT9VhK gG7g==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=E4xzTD2n; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id d75a77b69052e-44f5b79d67fsi111306651cf.192.2024.07.17.14.49.25 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Wed, 17 Jul 2024 14:49:25 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=E4xzTD2n; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1sUCWC-0005wa-D2; Wed, 17 Jul 2024 17:49:00 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1sUCWB-0005pW-3x for qemu-devel@nongnu.org; Wed, 17 Jul 2024 17:48:59 -0400 Received: from mail-wm1-x32d.google.com ([2a00:1450:4864:20::32d]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1sUCW9-0002QL-7j for qemu-devel@nongnu.org; Wed, 17 Jul 2024 17:48:58 -0400 Received: by mail-wm1-x32d.google.com with SMTP id 5b1f17b1804b1-426526d30aaso1065275e9.0 for ; Wed, 17 Jul 2024 14:48:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1721252936; x=1721857736; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=PHiJgzHYk3q/G42f0TYNMlRJT0DdF9sH/CZJUoSP/yQ=; b=E4xzTD2nDM4waYAJSNsncleyjLowYB9s+0gVz2impNpD/f5d6DM2AeMY9F/LH4fQiD 6hzpPWzcIA0jVfe+t2hfA9E3IWQM/skE84qspSVc69RrhEltL1XYZivHFMozgT66yN4u 7vEggp9sovw1vVE+betPMHwi/6Qqg6nXqZ277PHlK8rrKylWPIIkJKXaqrQWfaJqU5mb eKGakSxpJ1VglHvbRBHH2bRAgnw8mDkwJzQ4oI2B9COH46WiJLqNkzFvc+4RPCxu23Wq x/UyGgyfK0Qm8ch8w9SG3piXtEG4A2xqgXHARZrNBDarg1qcLloONLknLg4JpLfcc32B tuPA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1721252936; x=1721857736; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=PHiJgzHYk3q/G42f0TYNMlRJT0DdF9sH/CZJUoSP/yQ=; b=VXk8pCpX38r+wMMQwlP6GlRPps4AisQ5+aNyuuHLpc5WM6vNHF8Y09IDpEI+d2s7bo 3ve6vJs47ugzOiSwkN+EbI1SSZJBsucRHNmX+8w3hOwxhOWyrpP+Ht6DwCCN4Ag+W7bL aV7ofjF+VEGcGK0Nb5T4uW2KRBLNF8NIkxh98pnWClt2sPnZLa06TIXh35+BOS2wTHjv OJE4GFabe2y13fy4GMG/6OBi0mVIhoR/fSFgwItfYTNl/Efm+GmN57pIUFir5Jur4ZbB iCmoE2b6CcPsGK41Fh2DIKAFbvc9eOaZXM3p1HmaSM8DjrMwMMaEIlGteZs/XoG73nDl Z3NA== X-Forwarded-Encrypted: i=1; AJvYcCVDvL/0xbIYtenkZAtCf1UCsp/X6j156+nMdnuyPzV4ScytLwwCJ3SXeAPUjeHiOGQ4vnBvJNUhtKgU1Bstq8ahjK7VXv8= X-Gm-Message-State: AOJu0YzQph768DIQ/6f7iIxzne7bCF70869vEjwLF7s9gcIH+JA+5eEU nXwMCy8w5JdC81zHlN5nxc3E5KOxdmn+pTKOYHJHDEde21GYr/xjckzgUHG8v1s= X-Received: by 2002:a05:600c:1c21:b0:426:5d0d:a2c9 with SMTP id 5b1f17b1804b1-427c2cd36d1mr20885515e9.10.1721252935792; Wed, 17 Jul 2024 14:48:55 -0700 (PDT) Received: from localhost.localdomain ([176.187.208.21]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-427c77a56f3sm11695425e9.11.2024.07.17.14.48.53 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Wed, 17 Jul 2024 14:48:55 -0700 (PDT) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: Bibo Mao , Jiaxun Yang , qemu-devel@nongnu.org Cc: Xianglai Li , Paolo Bonzini , Huacai Chen , Xiaojuan Yang , =?utf-8?q?Philippe_Mathieu-Daud?= =?utf-8?q?=C3=A9?= , Song Gao Subject: [PATCH v3 14/17] hw/intc/loongarch_ipi: Add loongarch IPI support Date: Wed, 17 Jul 2024 23:47:05 +0200 Message-ID: <20240717214708.78403-15-philmd@linaro.org> X-Mailer: git-send-email 2.41.0 In-Reply-To: <20240717214708.78403-1-philmd@linaro.org> References: <20240717214708.78403-1-philmd@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::32d; envelope-from=philmd@linaro.org; helo=mail-wm1-x32d.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org From: Bibo Mao Loongarch IPI is added here, it inherits from class TYPE_LOONGSON_IPI_COMMON, and two interfaces get_iocsr_as() and cpu_by_arch_id() are added for Loongarch 3A5000 machine. It can be used when ipi is emulated in userspace with KVM mode. Signed-off-by: Bibo Mao [PMD: Rebased and simplified] Signed-off-by: Philippe Mathieu-Daudé --- include/hw/intc/loongarch_ipi.h | 25 ++++++++++++ hw/intc/loongarch_ipi.c | 71 +++++++++++++++++++++++++++++++++ hw/intc/Kconfig | 4 ++ hw/intc/meson.build | 1 + 4 files changed, 101 insertions(+) create mode 100644 include/hw/intc/loongarch_ipi.h create mode 100644 hw/intc/loongarch_ipi.c diff --git a/include/hw/intc/loongarch_ipi.h b/include/hw/intc/loongarch_ipi.h new file mode 100644 index 0000000000..d134c9d0c7 --- /dev/null +++ b/include/hw/intc/loongarch_ipi.h @@ -0,0 +1,25 @@ +/* SPDX-License-Identifier: GPL-2.0-or-later */ +/* + * Loongarch ipi interrupt header files + * + * Copyright (C) 2024 Loongson Technology Corporation Limited + */ + +#ifndef HW_LOONGARCH_IPI_H +#define HW_LOONGARCH_IPI_H + +#include "qom/object.h" +#include "hw/intc/loongson_ipi_common.h" + +#define TYPE_LOONGARCH_IPI "loongarch_ipi" +OBJECT_DECLARE_TYPE(LoongarchIPIState, LoongarchIPIClass, LOONGARCH_IPI) + +struct LoongarchIPIState { + LoongsonIPICommonState parent_obj; +}; + +struct LoongarchIPIClass { + LoongsonIPICommonClass parent_class; +}; + +#endif diff --git a/hw/intc/loongarch_ipi.c b/hw/intc/loongarch_ipi.c new file mode 100644 index 0000000000..277de7c4e4 --- /dev/null +++ b/hw/intc/loongarch_ipi.c @@ -0,0 +1,71 @@ +/* SPDX-License-Identifier: GPL-2.0-or-later */ +/* + * Loongarch ipi interrupt support + * + * Copyright (C) 2024 Loongson Technology Corporation Limited + */ + +#include "qemu/osdep.h" +#include "hw/boards.h" +#include "hw/intc/loongarch_ipi.h" +#include "target/loongarch/cpu.h" + +static AddressSpace *get_iocsr_as(CPUState *cpu) +{ + return LOONGARCH_CPU(cpu)->env.address_space_iocsr; +} + +static int archid_cmp(const void *a, const void *b) +{ + CPUArchId *archid_a = (CPUArchId *)a; + CPUArchId *archid_b = (CPUArchId *)b; + + return archid_a->arch_id - archid_b->arch_id; +} + +static CPUArchId *find_cpu_by_archid(MachineState *ms, uint32_t id) +{ + CPUArchId apic_id, *found_cpu; + + apic_id.arch_id = id; + found_cpu = bsearch(&apic_id, ms->possible_cpus->cpus, + ms->possible_cpus->len, + sizeof(*ms->possible_cpus->cpus), + archid_cmp); + + return found_cpu; +} + +static CPUState *loongarch_cpu_by_arch_id(int64_t arch_id) +{ + MachineState *machine = MACHINE(qdev_get_machine()); + CPUArchId *archid; + + archid = find_cpu_by_archid(machine, arch_id); + if (archid) { + return CPU(archid->cpu); + } + + return NULL; +} + +static void loongarch_ipi_class_init(ObjectClass *klass, void *data) +{ + LoongsonIPICommonClass *licc = LOONGSON_IPI_COMMON_CLASS(klass); + + licc->get_iocsr_as = get_iocsr_as; + licc->cpu_by_arch_id = loongarch_cpu_by_arch_id; +} + +static const TypeInfo loongarch_ipi_info = { + .name = TYPE_LOONGARCH_IPI, + .parent = TYPE_LOONGSON_IPI_COMMON, + .class_init = loongarch_ipi_class_init, +}; + +static void loongarch_ipi_register_types(void) +{ + type_register_static(&loongarch_ipi_info); +} + +type_init(loongarch_ipi_register_types) diff --git a/hw/intc/Kconfig b/hw/intc/Kconfig index a2a0fdca85..dd405bdb5d 100644 --- a/hw/intc/Kconfig +++ b/hw/intc/Kconfig @@ -94,6 +94,10 @@ config LOONGSON_IPI bool select LOONGSON_IPI_COMMON +config LOONGARCH_IPI + bool + select LOONGSON_IPI_COMMON + config LOONGARCH_PCH_PIC bool select UNIMP diff --git a/hw/intc/meson.build b/hw/intc/meson.build index a09a527207..f4d81eb8e4 100644 --- a/hw/intc/meson.build +++ b/hw/intc/meson.build @@ -71,6 +71,7 @@ specific_ss.add(when: ['CONFIG_KVM', 'CONFIG_XIVE'], specific_ss.add(when: 'CONFIG_M68K_IRQC', if_true: files('m68k_irqc.c')) specific_ss.add(when: 'CONFIG_LOONGSON_IPI_COMMON', if_true: files('loongson_ipi_common.c')) specific_ss.add(when: 'CONFIG_LOONGSON_IPI', if_true: files('loongson_ipi.c')) +specific_ss.add(when: 'CONFIG_LOONGARCH_IPI', if_true: files('loongarch_ipi.c')) specific_ss.add(when: 'CONFIG_LOONGARCH_PCH_PIC', if_true: files('loongarch_pch_pic.c')) specific_ss.add(when: 'CONFIG_LOONGARCH_PCH_MSI', if_true: files('loongarch_pch_msi.c')) specific_ss.add(when: 'CONFIG_LOONGARCH_EXTIOI', if_true: files('loongarch_extioi.c'))