From patchwork Wed May 29 05:15:29 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 799813 Delivered-To: patch@linaro.org Received: by 2002:adf:e110:0:b0:35b:5a80:51b4 with SMTP id t16csp566994wrz; Tue, 28 May 2024 22:17:35 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCXhgQwdrpnsQws876xgOCRscDXBaaQuSiVmsKJ4ZUTaZmRxknlSBmjwsBBMZ9W1AUygtjlOjg3bVEnVi77PzFJe X-Google-Smtp-Source: AGHT+IGBTf92UiBW+pCeLByfhGYQQsJFwpXevsJj7vU+Zx3T5HfFk/Hph5r91n1/uQP7Xas7CyX5 X-Received: by 2002:a05:620a:28c2:b0:790:c677:5469 with SMTP id af79cd13be357-794dfbf7319mr176146385a.29.1716959854946; Tue, 28 May 2024 22:17:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1716959854; cv=none; d=google.com; s=arc-20160816; b=OB2+OI+pFx7WvjnLPl/XjE5Cp2lX7sX68hwZmA06CpfASQ16Zo9QNAdi8p/8OuQE2x 4/SOz42AtMdTKOiLX/DFDvoSKcHawWn7+HMZUkYMGaVuT7de2mSDhtbZIIh5KtW7zSLk J5UqjVcCpVAVj9wKUDkk/KunCRHUpJy7Jx9hNOYdfP17Q5OkOKGxgkGuoOlZGz5twKiw zDej5L54EgDfYzMCJcgIQwNoOh2Qb0ceCBIJahLAci/tHHBotNBTcdbGChwsN+aMPQDX KUhO2Uf9w0pIdy5hUAICIczoJyjtFPIlxntJEoC2ZPpOTc9IcTeH+wQBmnmnv+jswLz8 8DDA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=qPnHhjOaBQZ3Ow97ZC1wmDUA3K0TF0F7l32KY6p4pCI=; fh=oSujGHGU6kAtfrTPSJ+sLUg/jC0/xSWRKBD061WPWBw=; b=p2xRHTPgyta7qQ9OFEKRXx/WAOx/Mx87tKkM6ul2kgpyRJj3AeMxu4vqfWoJTeZTnm LSYQwXLILNh9hWm5wDSHssC82EykL4MYInH5zobyHiSsO+hJH6rlOBbrH4DJsfrx/qtC lihIzgX/O/BID7R/mLbr5n9Oczz0j1pWu+yN/dn021jiRkk9v/stiXHzZwKdFpiLI2ph 2pLgMLupX56N+o0GZXmcO/fhPhBPl68CK5Fz3XfKhKjVMbREvKfT8IABmTrWZsSDliVa NuwlXWwN/UHbtGXELaRXlfgjvNQrw+/ZGnLOJgU7dT3wXux+OyUP32jY2a4d6E7bdXzv glUg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=YLj9sXcU; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id af79cd13be357-794abd0aab4si1163649385a.371.2024.05.28.22.17.34 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Tue, 28 May 2024 22:17:34 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=YLj9sXcU; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1sCBgL-0000kr-6W; Wed, 29 May 2024 01:17:01 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1sCBgJ-0000eZ-KY for qemu-devel@nongnu.org; Wed, 29 May 2024 01:16:59 -0400 Received: from mail-wm1-x333.google.com ([2a00:1450:4864:20::333]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1sCBgH-0005T2-Eo for qemu-devel@nongnu.org; Wed, 29 May 2024 01:16:59 -0400 Received: by mail-wm1-x333.google.com with SMTP id 5b1f17b1804b1-4211245e889so13189015e9.2 for ; Tue, 28 May 2024 22:16:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1716959812; x=1717564612; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=qPnHhjOaBQZ3Ow97ZC1wmDUA3K0TF0F7l32KY6p4pCI=; b=YLj9sXcUHJ4qWg9x54JGCBeB1zmJpiOr5SRqjD640JB9CcaJXZ71Zs00xXg4I2s+sC 6PSOLmeRuYum7BUVApeTpY7HDKd0UAJmMVQY6Sfe8q9EyuVWYYVN1FSmAKJarneIkrU4 1AII5YZwIjXtAGS4zdrXVav+vom5qxAyjPARzA3Y+X9UkUMGHfjdhHaxZFTmI/cP3MN4 xdNy/AZMjgE3det1wnfcc+n//wrsB9xcV1Hsf1jgZPIr1jq2bVDZN9EhansVRMEHJMEl yqzIjSsRBhbN2oL9cwDPdcZWCwqdcIOvrh5wc1GiDxMf+btk1JUeyiEAdbykOPC0MEgI mGDQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1716959812; x=1717564612; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qPnHhjOaBQZ3Ow97ZC1wmDUA3K0TF0F7l32KY6p4pCI=; b=CyK1bEfXWbCGxNygFqoTnQylps68cL0byHydqAArXgYH+dGvo2b5xrDmGf2aZgwcWN zYGYuE7DOhyVShTaOQn6YK5uU0RTPnHPWYFwVaPXVA5CM/c5tsu23ndBNNruXml2Xeu2 Y7XsFvigM13Vv0spzX4WE042w42LYiO4Kb12xlsBC7e3KyEWTtuqNOTodX9GM8Q1y5KI gOtnhxRWmb6Yc6J3SM0dNis+8ElyDPOWR7mENbTsmH/+ZlqBhssk/nbrFkXpYwHL5m8D bY1Rgwgb3kNUtNh0UqeuGEpc4rz3LWcCR3z5l31Q9fxDTdY6Rc0NX6MI7r6Hm3LM7PHh t7Zw== X-Gm-Message-State: AOJu0Yz9D/NSVM/qvKkzxr32zYIhW9TAEY7p3xRiSHSb5+akOgCWBPyH XbNleV3IoHf4BFd8ON0vVJl7fH45GUNOTgBHX9WLXPv/otUbgVxlIW/MPZVYyKKFfFJauWMb0+q y X-Received: by 2002:a05:600c:5108:b0:421:1fbd:8776 with SMTP id 5b1f17b1804b1-4212102c29cmr20577455e9.24.1716959811828; Tue, 28 May 2024 22:16:51 -0700 (PDT) Received: from m1x-phil.lan ([176.187.204.141]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4210896fc7fsm163853725e9.12.2024.05.28.22.16.50 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Tue, 28 May 2024 22:16:51 -0700 (PDT) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: Thomas Huth , Paolo Bonzini , "Michael S. Tsirkin" , =?utf-8?q?Daniel_P_=2E_Berrang=C3=A9?= , =?utf-8?q?Phi?= =?utf-8?q?lippe_Mathieu-Daud=C3=A9?= , Zhao Liu Subject: [PATCH v5 13/23] hw/i386/pc: Remove PCMachineClass::enforce_aligned_dimm Date: Wed, 29 May 2024 07:15:29 +0200 Message-ID: <20240529051539.71210-14-philmd@linaro.org> X-Mailer: git-send-email 2.41.0 In-Reply-To: <20240529051539.71210-1-philmd@linaro.org> References: <20240529051539.71210-1-philmd@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::333; envelope-from=philmd@linaro.org; helo=mail-wm1-x333.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org PCMachineClass::enforce_aligned_dimm was only used by the pc-i440fx-2.1 machine, which got removed. It is now always true. Remove it, simplifying pc_get_device_memory_range(). Update the comment in Avocado test_phybits_low_pse36(). Reviewed-by: Zhao Liu Signed-off-by: Philippe Mathieu-Daudé Reviewed-by: Igor Mammedov --- include/hw/i386/pc.h | 3 --- hw/i386/pc.c | 14 +++----------- tests/avocado/mem-addr-space-check.py | 9 ++++----- 3 files changed, 7 insertions(+), 19 deletions(-) diff --git a/include/hw/i386/pc.h b/include/hw/i386/pc.h index bbbf58bd42..1351e73ee0 100644 --- a/include/hw/i386/pc.h +++ b/include/hw/i386/pc.h @@ -74,8 +74,6 @@ typedef struct PCMachineState { * * Compat fields: * - * @enforce_aligned_dimm: check that DIMM's address/size is aligned by - * backend's alignment value if provided * @acpi_data_size: Size of the chunk of memory at the top of RAM * for the BIOS ACPI tables and other BIOS * datastructures. @@ -114,7 +112,6 @@ struct PCMachineClass { /* RAM / address space compat: */ bool gigabyte_align; bool has_reserved_memory; - bool enforce_aligned_dimm; bool broken_reserved_end; bool enforce_amd_1tb_hole; bool isa_bios_alias; diff --git a/hw/i386/pc.c b/hw/i386/pc.c index 4b2a29bf08..9cb5083f8f 100644 --- a/hw/i386/pc.c +++ b/hw/i386/pc.c @@ -727,7 +727,6 @@ static void pc_get_device_memory_range(PCMachineState *pcms, hwaddr *base, ram_addr_t *device_mem_size) { - PCMachineClass *pcmc = PC_MACHINE_GET_CLASS(pcms); MachineState *machine = MACHINE(pcms); ram_addr_t size; hwaddr addr; @@ -735,10 +734,8 @@ static void pc_get_device_memory_range(PCMachineState *pcms, size = machine->maxram_size - machine->ram_size; addr = ROUND_UP(pc_above_4g_end(pcms), 1 * GiB); - if (pcmc->enforce_aligned_dimm) { - /* size device region assuming 1G page max alignment per slot */ - size += (1 * GiB) * machine->ram_slots; - } + /* size device region assuming 1G page max alignment per slot */ + size += (1 * GiB) * machine->ram_slots; *base = addr; *device_mem_size = size; @@ -1297,12 +1294,9 @@ void pc_i8259_create(ISABus *isa_bus, qemu_irq *i8259_irqs) static void pc_memory_pre_plug(HotplugHandler *hotplug_dev, DeviceState *dev, Error **errp) { - const PCMachineState *pcms = PC_MACHINE(hotplug_dev); const X86MachineState *x86ms = X86_MACHINE(hotplug_dev); - const PCMachineClass *pcmc = PC_MACHINE_GET_CLASS(pcms); const MachineState *ms = MACHINE(hotplug_dev); const bool is_nvdimm = object_dynamic_cast(OBJECT(dev), TYPE_NVDIMM); - const uint64_t legacy_align = TARGET_PAGE_SIZE; Error *local_err = NULL; /* @@ -1327,8 +1321,7 @@ static void pc_memory_pre_plug(HotplugHandler *hotplug_dev, DeviceState *dev, return; } - pc_dimm_pre_plug(PC_DIMM(dev), MACHINE(hotplug_dev), - pcmc->enforce_aligned_dimm ? NULL : &legacy_align, errp); + pc_dimm_pre_plug(PC_DIMM(dev), MACHINE(hotplug_dev), NULL, errp); } static void pc_memory_plug(HotplugHandler *hotplug_dev, @@ -1792,7 +1785,6 @@ static void pc_machine_class_init(ObjectClass *oc, void *data) pcmc->smbios_defaults = true; pcmc->gigabyte_align = true; pcmc->has_reserved_memory = true; - pcmc->enforce_aligned_dimm = true; pcmc->enforce_amd_1tb_hole = true; pcmc->isa_bios_alias = true; /* BIOS ACPI tables: 128K. Other BIOS datastructures: less than 4K reported diff --git a/tests/avocado/mem-addr-space-check.py b/tests/avocado/mem-addr-space-check.py index af019969c0..85541ea051 100644 --- a/tests/avocado/mem-addr-space-check.py +++ b/tests/avocado/mem-addr-space-check.py @@ -31,11 +31,10 @@ def test_phybits_low_pse36(self): at 4 GiB boundary when "above_4g_mem_size" is 0 (this would be true when we have 0.5 GiB of VM memory, see pc_q35_init()). This means total hotpluggable memory size is 60 GiB. Per slot, we reserve 1 GiB of memory - for dimm alignment for all newer machines (see enforce_aligned_dimm - property for pc machines and pc_get_device_memory_range()). That leaves - total hotpluggable actual memory size of 59 GiB. If the VM is started - with 0.5 GiB of memory, maxmem should be set to a maximum value of - 59.5 GiB to ensure that the processor can address all memory directly. + for dimm alignment for all machines. That leaves total hotpluggable + actual memory size of 59 GiB. If the VM is started with 0.5 GiB of + memory, maxmem should be set to a maximum value of 59.5 GiB to ensure + that the processor can address all memory directly. Note that 64-bit pci hole size is 0 in this case. If maxmem is set to 59.6G, QEMU should fail to start with a message "phy-bits are too low". If maxmem is set to 59.5G with all other QEMU parameters identical, QEMU