From patchwork Tue May 28 20:30:27 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 799506 Delivered-To: patch@linaro.org Received: by 2002:adf:e110:0:b0:35b:5a80:51b4 with SMTP id t16csp421132wrz; Tue, 28 May 2024 13:31:34 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCWuGr/6dYFthlKXilGSPeIiC6JbATnYip1iVUjq7Cp7JyAmBrm3WX9GI2zo0YNyRwMQ0mBhBHgb4ZjYFfDeDRkM X-Google-Smtp-Source: AGHT+IGO7lUm/83O/d6ncbaocjkijpsEeWXScKfyX1WEwhhNLyKQV11lfyDwrOezVm0WMd/WR05r X-Received: by 2002:ac8:5706:0:b0:43e:2f13:6072 with SMTP id d75a77b69052e-43fe10e3664mr3345051cf.9.1716928294329; Tue, 28 May 2024 13:31:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1716928294; cv=none; d=google.com; s=arc-20160816; b=YIxLjWBIxO2p+K2rLrm1iIw0ouoCHo7bbnfvkuCbuIf+ZVYYWUVJGU2IrIEsDO4KE4 FA188Rxqe241I3fAry1t8kbeHBSX2riHXE5zm1tg7ONNgdTkOijn8MYhAhWwlwtCbJT9 Q4HqCol8siyh2Ct4JLUkc4GHW8lhQW3U1DzAiLV2fkpkWby5fjaBPeK8tTnzbi15rkea mh88/tdq8oRoBeEz1kt4gS7Id0489Z/ZqrYvbfO3MhNE82/1IgeasCl7m5fXkCiB1U57 CV91x76NVCISzIh2h1XvMFhawq0vENlkFHQPGwvndFGuDfJDuv0oNfJH6Fxo6CHtfeGH 1lEw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=Yz2yN4Un/t0flRj+PXfKhTfydiijH96raZ15SEoF+4M=; fh=ZhBia3nL9o1nuf7SbgdYn/0pDmAeja6gisyWXi2cqYE=; b=tsWMcpr6w68Rg81Wg/QGZ2cxLcZxM5ZQVkpB3kLfxjB9940eHWlxtyY9gVr7VpzTFq PxY7fYH+gN3MUHl81uHHSEDm7u4dgUN+XpAN5nRqID4sV1wTTZQssiJ0M/vhIMA1AiCN UoPFVMMCNN4WEDdiabQJgJpqNki4dFZNYtHT9H3yB/9ZEfv5GQA2HSwJEnvpy3gYNCl9 dsM991mSXXnXxPjRsTmQhNO4DDnc0wn92sRKSZHBnKAtJa9BGqMoGPh5yLP+fNE5XvqU WB7cq1t1Dla3LoohlPtVgU03XVyWFg/B/ED0BpNavSUoFQFw4evpArJGrZw4+FZlptm7 Yjfw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=qczwOWHh; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id d75a77b69052e-43fb18c81e7si110342081cf.677.2024.05.28.13.31.34 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Tue, 28 May 2024 13:31:34 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=qczwOWHh; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1sC3Tc-00033B-Pl; Tue, 28 May 2024 16:31:20 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1sC3TX-0002wM-3z for qemu-devel@nongnu.org; Tue, 28 May 2024 16:31:15 -0400 Received: from mail-pf1-x42a.google.com ([2607:f8b0:4864:20::42a]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1sC3TL-0003eP-3w for qemu-devel@nongnu.org; Tue, 28 May 2024 16:31:14 -0400 Received: by mail-pf1-x42a.google.com with SMTP id d2e1a72fcca58-701e1eaa6cfso161140b3a.1 for ; Tue, 28 May 2024 13:31:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1716928260; x=1717533060; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Yz2yN4Un/t0flRj+PXfKhTfydiijH96raZ15SEoF+4M=; b=qczwOWHhLyUsEk0CW/2zPzvuPs+mp0HQE3tQY/L4uO/c14cQJK3oiL3FZvxxIwcBvg 5pvUiupSuJT8qETmkOqQ1f9DMUd64iKSK2Pba9rhxWgSzXxDvZppUrw7kd/M3Ma0B5lG i0Xrk9XW2BiDRZr8iSV1/ZQzr56JGOzTCBLLcaGJ5AlPzLs5WSli3lpLvuaX1tYtrrv4 jKflUUfJ6Xfz9CYO25fE2COMczT1CtiWvgc1J4yDEGhUQMy7BIQ8Jr4r5XusQwNgZPA9 X6qJBiUxaY3GvyYUG8wA4V+s+dI4sVAJ2cbxQWAE7D8zNwp0iBKLutvVleF9G8YbqIyF S7Ig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1716928260; x=1717533060; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Yz2yN4Un/t0flRj+PXfKhTfydiijH96raZ15SEoF+4M=; b=LRvRvzIrMMNNJBuhayH3/qXWDdAaxEponOo5400qzXX7vC1V3ykaggiKoNWv0gxXW5 nbfK5g8g2xXS7/B5D/NI0tEAy7dcawJkSIMLYeK3rpREhIVBxzCzQBdjziNvXLDK9TBx 5sk/7RXjiNC893rIXfIY12OYR1fm/9MTqqJ99sXJ0HbpMwVsF4kx9bZIibIytATxudbx /S+z9pB6lGBXEF7oQQDFE87MwxAIehAD9gev0PLYN8KhstYPsiF8iEwiBcmTkHvEZQDF Ivgar3JkHDBl6YuOSP2msmfdO0ysOV5A69ET/O197Ww5+UPouJzYMqDck8yyanRQPELf Hp2A== X-Gm-Message-State: AOJu0Ywd47/APbB9J3TwBkOZ5VW0t/mTSCMWppzJMd78Zlg0HCo5dBuU xfJswOuTq37xpqecL0PcEeNoq0avrUagaRHX4PtQg57/wEfsAyv68Zz9hLlkHsLRaq/elV9Eubr 2 X-Received: by 2002:a05:6a00:670d:b0:6f8:e65c:fe47 with SMTP id d2e1a72fcca58-70202e54f8fmr197760b3a.13.1716928260334; Tue, 28 May 2024 13:31:00 -0700 (PDT) Received: from stoup.. (174-21-72-5.tukw.qwest.net. [174.21.72.5]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-6f8fbd3dbe9sm7042036b3a.10.2024.05.28.13.30.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 28 May 2024 13:30:59 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org, Peter Maydell Subject: [PATCH v3 16/33] target/arm: Convert ADD, SUB (vector) to decodetree Date: Tue, 28 May 2024 13:30:27 -0700 Message-Id: <20240528203044.612851-17-richard.henderson@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240528203044.612851-1-richard.henderson@linaro.org> References: <20240528203044.612851-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::42a; envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x42a.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Reviewed-by: Peter Maydell Signed-off-by: Richard Henderson --- target/arm/tcg/a64.decode | 6 ++++++ target/arm/tcg/translate-a64.c | 22 +++++++--------------- 2 files changed, 13 insertions(+), 15 deletions(-) diff --git a/target/arm/tcg/a64.decode b/target/arm/tcg/a64.decode index 96ce35ad40..44383b4fc7 100644 --- a/target/arm/tcg/a64.decode +++ b/target/arm/tcg/a64.decode @@ -765,6 +765,9 @@ UQSHL_s 0111 1110 ..1 ..... 01001 1 ..... ..... @rrr_e SQRSHL_s 0101 1110 ..1 ..... 01011 1 ..... ..... @rrr_e UQRSHL_s 0111 1110 ..1 ..... 01011 1 ..... ..... @rrr_e +ADD_s 0101 1110 111 ..... 10000 1 ..... ..... @rrr_d +SUB_s 0111 1110 111 ..... 10000 1 ..... ..... @rrr_d + ### Advanced SIMD scalar pairwise FADDP_s 0101 1110 0011 0000 1101 10 ..... ..... @rr_h @@ -895,6 +898,9 @@ UQSHL_v 0.10 1110 ..1 ..... 01001 1 ..... ..... @qrrr_e SQRSHL_v 0.00 1110 ..1 ..... 01011 1 ..... ..... @qrrr_e UQRSHL_v 0.10 1110 ..1 ..... 01011 1 ..... ..... @qrrr_e +ADD_v 0.00 1110 ..1 ..... 10000 1 ..... ..... @qrrr_e +SUB_v 0.10 1110 ..1 ..... 10000 1 ..... ..... @qrrr_e + ### Advanced SIMD scalar x indexed element FMUL_si 0101 1111 00 .. .... 1001 . 0 ..... ..... @rrx_h diff --git a/target/arm/tcg/translate-a64.c b/target/arm/tcg/translate-a64.c index 2424c6d314..77a64923e7 100644 --- a/target/arm/tcg/translate-a64.c +++ b/target/arm/tcg/translate-a64.c @@ -5118,6 +5118,8 @@ TRANS(SSHL_s, do_int3_scalar_d, a, gen_sshl_i64) TRANS(USHL_s, do_int3_scalar_d, a, gen_ushl_i64) TRANS(SRSHL_s, do_int3_scalar_d, a, gen_helper_neon_rshl_s64) TRANS(URSHL_s, do_int3_scalar_d, a, gen_helper_neon_rshl_u64) +TRANS(ADD_s, do_int3_scalar_d, a, tcg_gen_add_i64) +TRANS(SUB_s, do_int3_scalar_d, a, tcg_gen_sub_i64) typedef struct ENVScalar2 { NeonGenTwoOpEnvFn *gen_bhs[3]; @@ -5432,6 +5434,8 @@ TRANS(UQSHL_v, do_gvec_fn3, a, gen_neon_uqshl) TRANS(SQRSHL_v, do_gvec_fn3, a, gen_neon_sqrshl) TRANS(UQRSHL_v, do_gvec_fn3, a, gen_neon_uqrshl) +TRANS(ADD_v, do_gvec_fn3, a, tcg_gen_gvec_add) +TRANS(SUB_v, do_gvec_fn3, a, tcg_gen_gvec_sub) /* * Advanced SIMD scalar/vector x indexed element @@ -9444,13 +9448,6 @@ static void handle_3same_64(DisasContext *s, int opcode, bool u, } gen_cmtst_i64(tcg_rd, tcg_rn, tcg_rm); break; - case 0x10: /* ADD, SUB */ - if (u) { - tcg_gen_sub_i64(tcg_rd, tcg_rn, tcg_rm); - } else { - tcg_gen_add_i64(tcg_rd, tcg_rn, tcg_rm); - } - break; default: case 0x1: /* SQADD / UQADD */ case 0x5: /* SQSUB / UQSUB */ @@ -9458,6 +9455,7 @@ static void handle_3same_64(DisasContext *s, int opcode, bool u, case 0x9: /* SQSHL, UQSHL */ case 0xa: /* SRSHL, URSHL */ case 0xb: /* SQRSHL, UQRSHL */ + case 0x10: /* ADD, SUB */ g_assert_not_reached(); } } @@ -9482,7 +9480,6 @@ static void disas_simd_scalar_three_reg_same(DisasContext *s, uint32_t insn) case 0x6: /* CMGT, CMHI */ case 0x7: /* CMGE, CMHS */ case 0x11: /* CMTST, CMEQ */ - case 0x10: /* ADD, SUB (vector) */ if (size != 3) { unallocated_encoding(s); return; @@ -9501,6 +9498,7 @@ static void disas_simd_scalar_three_reg_same(DisasContext *s, uint32_t insn) case 0x9: /* SQSHL, UQSHL */ case 0xa: /* SRSHL, URSHL */ case 0xb: /* SQRSHL, UQRSHL */ + case 0x10: /* ADD, SUB (vector) */ unallocated_encoding(s); return; } @@ -10962,6 +10960,7 @@ static void disas_simd_3same_int(DisasContext *s, uint32_t insn) case 0x09: /* SQSHL, UQSHL */ case 0x0a: /* SRSHL, URSHL */ case 0x0b: /* SQRSHL, UQRSHL */ + case 0x10: /* ADD, SUB */ unallocated_encoding(s); return; } @@ -10999,13 +10998,6 @@ static void disas_simd_3same_int(DisasContext *s, uint32_t insn) gen_gvec_fn3(s, is_q, rd, rn, rm, gen_gvec_saba, size); } return; - case 0x10: /* ADD, SUB */ - if (u) { - gen_gvec_fn3(s, is_q, rd, rn, rm, tcg_gen_gvec_sub, size); - } else { - gen_gvec_fn3(s, is_q, rd, rn, rm, tcg_gen_gvec_add, size); - } - return; case 0x13: /* MUL, PMUL */ if (!u) { /* MUL */ gen_gvec_fn3(s, is_q, rd, rn, rm, tcg_gen_gvec_mul, size);