From patchwork Thu Feb 15 17:35:27 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 772912 Delivered-To: patch@linaro.org Received: by 2002:adf:9dc2:0:b0:33b:4db1:f5b3 with SMTP id q2csp953227wre; Thu, 15 Feb 2024 09:36:49 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCVTOWuV2hiNE1/rRZMkXTAeGDw/c168Wk8B7waQikR36+m4p8Mh9MqY8xbGQ6jqA2AqXu2nJS/O2y6wQO9aM1dO X-Google-Smtp-Source: AGHT+IH7EEx+SHQV2VGVXiQRObrYStbjS02uHfuNXbGON7tsdCJ2KUODrgQgVcIfEj7vco5C0j1D X-Received: by 2002:a05:6808:178f:b0:3c0:31e5:35ff with SMTP id bg15-20020a056808178f00b003c031e535ffmr3309968oib.46.1708018608958; Thu, 15 Feb 2024 09:36:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1708018608; cv=none; d=google.com; s=arc-20160816; b=HDelB7qOvYf011mQfp9O7lRf1M680LQv/80HDCj7x0vIUqbsrWOmnr5f+dx4t7u0V4 t+avWEdLBzgNJEmtGMwgUm306EoYb6Rw7k/NPjEpnTS+o7pV9e/EY5zzmyf2QoZVeUqe B5+W2AGuwhUqoAE9nfk3GGG6v6tZ1kPCl4GkqqFGf0cQ1ISXHl04fZXbN5ikBhKJvW9G pPcuQBXBFvsUBJv5kCWqwuHujqTCuATw1FjosCfcyW/u+a35qwgLsf9iiPq14SjLsuuR 1dtBXY0BcKHFG5WSLTxrg82f3nHejOIz67Wxr+e2hakfrDMA5EmDsJFQ7ZtK4nyG7ZmF ge9w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=pKs+G+6C/JfE8C7mwxRiU1ycw8HBab5TyuPtSYaZWAw=; fh=PnYt+qEB9tAfMKoqBm2xjKOFpYyFFGPudh5cVIoieJM=; b=0KnsFkkOoFQ1K0mR+VZws5sXgkCFRSfXAacKgcZTb8TpUx9YBl3xjaoYCy86vLHWOf 8rw67Hwh3VNQoRIfTzrUTg+35e0lKgpEGRunc9s0W3iTR4iTxYuw9ydOkTvSMhD9VsP+ 9GxXEGwjQ53J8f49kF7sUWDxeeUFO48FagDEAoFzXj6TDuTJPqGyLEslnV4jIQikiFlr 4YWi/1gYQX3b+Zhsz8va9w5QWl4VjiyD7uX7ENB9tkYyWM/81a+bWtu0FY2K5EVr5AYo n7ZhGdaOHaNgOp9W4kg+lfpJqfTcJDqON8K2CajfG58XVOi5nf3Ce4Q7erB6MryOqHp4 2Fzg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=sE3lygMX; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id ke25-20020a056214301900b0068d04c9d741si1853673qvb.10.2024.02.15.09.36.48 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Thu, 15 Feb 2024 09:36:48 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=sE3lygMX; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1rafeg-0008HV-Hs; Thu, 15 Feb 2024 12:36:15 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1rafeO-00082M-KF for qemu-devel@nongnu.org; Thu, 15 Feb 2024 12:35:56 -0500 Received: from mail-wr1-x42a.google.com ([2a00:1450:4864:20::42a]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1rafeJ-0003zm-8b for qemu-devel@nongnu.org; Thu, 15 Feb 2024 12:35:56 -0500 Received: by mail-wr1-x42a.google.com with SMTP id ffacd0b85a97d-33aea66a31cso641302f8f.1 for ; Thu, 15 Feb 2024 09:35:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1708018550; x=1708623350; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=pKs+G+6C/JfE8C7mwxRiU1ycw8HBab5TyuPtSYaZWAw=; b=sE3lygMXznrwX1W/fNZNxaLits7Ez4ZVpGkDrQ/ZWtH7whYrmMYKbqoNSPat28Vjgh J4nYOuCCeVdiXKe9JO3T0E5TH9r+q6eZw7NfH3YfzTqa+eKKwElar3c87N7Z1ukv40w7 a+WiA8h8U+xjEyMTAIDfL/xMQbpwj2KKjGzSh7kdD8yzC7/HPuFF2fcbnKS6TAR3JM00 WQvz4/Rf6ZiVKhpkioLaC1Yl3oaDliRV+FL/aNuW9LgS4HL7DVCscoqi3+a8vT0IEnBJ HJ5Rv/v/rPRhLtJmtGOtdRbX1x1Gd4YS1qUHGAR8CKgdZBhD1qPpkLzdYKMNVAwB6igN zfiw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1708018550; x=1708623350; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=pKs+G+6C/JfE8C7mwxRiU1ycw8HBab5TyuPtSYaZWAw=; b=Q9eb8IS15YncdvQxvuvo93XLzEDtCEu7+7OmYCsY/z9qxjNbMjecsQhKD9oMD/giUH JqgYyMX7ag6qgNOnsmpBflfyNiu+JsShXxvNVVF80pFljJsKCGvZXlkUYPXdrZufDKvP Mt2rnqvKyhrQpTnkcmxADFLPty8PNSfhOL+8P9EHE16sjbnxy3+CCHHhgyfJv0aysKCO ajNAzWUUCV41gZxsVf8CgLXW6SyvlGN61iKBxwDkKlwV+KjMrj0/ejx29h0PAMy5bQqM CGVEy05FNQFnj+eHmrOrAH9ZK28GpQBKnaF1ilUBPbuFuhtUHuUULUaFckV6jCJFTmdQ U30w== X-Gm-Message-State: AOJu0YwKQS4rQ5ygUW+7kPnykhujW+KENMU2Wn5tqw0GKhVkwNs5CbPW mJ5GV6Y0wgi5Dd/JFwHuPTsh16ACjNj7D7Jdyezo4waJZpGO2sSiz/Xuv+Y0CkOUuhcF5r+7UY0 / X-Received: by 2002:adf:e6c3:0:b0:33c:dd33:90cb with SMTP id y3-20020adfe6c3000000b0033cdd3390cbmr1886736wrm.14.1708018550014; Thu, 15 Feb 2024 09:35:50 -0800 (PST) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [2001:8b0:1d0::2]) by smtp.gmail.com with ESMTPSA id q16-20020adfea10000000b0033cfa00e497sm2384129wrm.64.2024.02.15.09.35.49 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 15 Feb 2024 09:35:49 -0800 (PST) From: Peter Maydell To: qemu-devel@nongnu.org Subject: [PULL 24/35] target/arm: The Cortex-R52 has a read-only CBAR Date: Thu, 15 Feb 2024 17:35:27 +0000 Message-Id: <20240215173538.2430599-25-peter.maydell@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240215173538.2430599-1-peter.maydell@linaro.org> References: <20240215173538.2430599-1-peter.maydell@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::42a; envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x42a.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org The Cortex-R52 implements the Configuration Base Address Register (CBAR), as a read-only register. Add ARM_FEATURE_CBAR_RO to this CPU type, so that our implementation provides the register and the associated qdev property. Signed-off-by: Peter Maydell Reviewed-by: Richard Henderson Message-id: 20240206132931.38376-3-peter.maydell@linaro.org --- target/arm/tcg/cpu32.c | 1 + 1 file changed, 1 insertion(+) diff --git a/target/arm/tcg/cpu32.c b/target/arm/tcg/cpu32.c index 11253051156..311d654cdce 100644 --- a/target/arm/tcg/cpu32.c +++ b/target/arm/tcg/cpu32.c @@ -809,6 +809,7 @@ static void cortex_r52_initfn(Object *obj) set_feature(&cpu->env, ARM_FEATURE_PMSA); set_feature(&cpu->env, ARM_FEATURE_NEON); set_feature(&cpu->env, ARM_FEATURE_GENERIC_TIMER); + set_feature(&cpu->env, ARM_FEATURE_CBAR_RO); cpu->midr = 0x411fd133; /* r1p3 */ cpu->revidr = 0x00000000; cpu->reset_fpsid = 0x41034023;