From patchwork Thu Jan 18 18:00:25 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Tokarev X-Patchwork-Id: 763634 Delivered-To: patch@linaro.org Received: by 2002:a5d:4a08:0:b0:337:62d3:c6d5 with SMTP id m8csp56473wrq; Thu, 18 Jan 2024 10:02:26 -0800 (PST) X-Google-Smtp-Source: AGHT+IE8pxHWbsWHn/0h5wB1nJGmVHKKBHeYjGgFljmq3w2f9oI3RwZcdolJPjvD+ZDwMplznQYZ X-Received: by 2002:a05:600c:3b22:b0:40e:4e14:be93 with SMTP id m34-20020a05600c3b2200b0040e4e14be93mr1793089wms.14.1705600946628; Thu, 18 Jan 2024 10:02:26 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1705600946; cv=none; d=google.com; s=arc-20160816; b=OMEzxH1C/mlh8gh0x/8jgFMcmfZc6v7tekdDMS78gIryoRZc3JXPz6mcESno83lX/3 GBeisU1TsE9XQ6n1C9TPjw3KzGpcCSwF3IW1+ogwgnEvF2hrMV8oybf5Qb78A5mMlEXp td1YnKWekOXZaeROfvgved20YQV1mmAoBMZjgtA3XDrCmF7ofDFRoMJvBziRo3UcQoS8 uMc7NkgPMBA6hA0QOPDK34DozqOqkBR6NlbYQKBBtyngM0mxWHOPX9pOhVDoIxkz1luf fx+AGPRWML7RQN2KVaSuNk6Gg5qauM0qfYvo/6SWojt7QhbSO4OnrSUhvkL1S64JrS+g wK0Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from; bh=MKbMRFfMG+ekb7mrQixW23eDpOm622WFpsGkO/QTORw=; fh=KckLiZPjyDy5VnAu2WKMFRAnOPvpSIEl9L+7AqKa8nY=; b=SgwN0XMA7LmSKCtEguAfuCFaOtT9r/rQzcjtQhRiDAPvHJZNuFNgwE9vxKqCP11yNR c9qydXViQX6k8WhGUy0oowLIS1tIeea8IMH4NA8hNJ8160UuKEyYCB1UTBcipC5/Gmwd /jK66Q8RbM6FRZenwpzV8mGtx1UOySA44pFIgzV5Uu0JfD3Jb3Fqdt/egex56WQtPjRO AO9iI7ajX/hJMxt6+j71YqZqrtVhWxw4ze8lDSWsm4KjscI5+k0pZsSMIfWFG7ZNiEav 7n4V7WDBLi/D+K9j9KlIIIKbQ18m2G7U8Mjg/TXnF2sPxVH+WZ1nA77ar+v2ZV1XZ0gU VKrQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org" Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id b1-20020adf9b01000000b00337d6d19ed9si474331wrc.323.2024.01.18.10.02.26 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Thu, 18 Jan 2024 10:02:26 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org" Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1rQWhQ-0005IX-2A; Thu, 18 Jan 2024 13:01:08 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1rQWhA-0005BB-Jo; Thu, 18 Jan 2024 13:00:56 -0500 Received: from isrv.corpit.ru ([86.62.121.231]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1rQWh8-0001kR-PX; Thu, 18 Jan 2024 13:00:52 -0500 Received: from tsrv.corpit.ru (tsrv.tls.msk.ru [192.168.177.2]) by isrv.corpit.ru (Postfix) with ESMTP id 8E2574545D; Thu, 18 Jan 2024 21:01:11 +0300 (MSK) Received: from tls.msk.ru (mjt.wg.tls.msk.ru [192.168.177.130]) by tsrv.corpit.ru (Postfix) with SMTP id DA91566C26; Thu, 18 Jan 2024 21:00:39 +0300 (MSK) Received: (nullmailer pid 2513368 invoked by uid 1000); Thu, 18 Jan 2024 18:00:31 -0000 From: Michael Tokarev To: qemu-devel@nongnu.org Cc: qemu-stable@nongnu.org, Peter Maydell , Richard Henderson , Miguel Luis , Michael Tokarev Subject: [Stable-7.2.9 6/8] hw/intc/arm_gicv3_cpuif: handle LPIs in in the list registers Date: Thu, 18 Jan 2024 21:00:25 +0300 Message-Id: <20240118180031.2513319-6-mjt@tls.msk.ru> X-Mailer: git-send-email 2.39.2 In-Reply-To: References: MIME-Version: 1.0 Received-SPF: pass client-ip=86.62.121.231; envelope-from=mjt@tls.msk.ru; helo=isrv.corpit.ru X-Spam_score_int: -68 X-Spam_score: -6.9 X-Spam_bar: ------ X-Spam_report: (-6.9 / 5.0 requ) BAYES_00=-1.9, RCVD_IN_DNSWL_HI=-5, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org From: Peter Maydell The hypervisor can deliver (virtual) LPIs to a guest by setting up a list register to have an intid which is an LPI. The GIC has to treat these a little differently to standard interrupt IDs, because LPIs have no Active state, and so the guest will only EOI them, it will not also deactivate them. So icv_eoir_write() must do two things: * if the LPI ID is not in any list register, we drop the priority but do not increment the EOI count * if the LPI ID is in a list register, we immediately deactivate it, regardless of the split-drop-and-deactivate control This can be seen in the VirtualWriteEOIR0() and VirtualWriteEOIR1() pseudocode in the GICv3 architecture specification. Without this fix, potentially a hypervisor guest might stall because LPIs get stuck in a bogus Active+Pending state. Cc: qemu-stable@nongnu.org Signed-off-by: Peter Maydell Reviewed-by: Richard Henderson Tested-by: Miguel Luis (cherry picked from commit 82a65e3188abebb509510b391726711606aca642) Signed-off-by: Michael Tokarev diff --git a/hw/intc/arm_gicv3_cpuif.c b/hw/intc/arm_gicv3_cpuif.c index b17b29288c..f71b3b07d8 100644 --- a/hw/intc/arm_gicv3_cpuif.c +++ b/hw/intc/arm_gicv3_cpuif.c @@ -1432,16 +1432,25 @@ static void icv_eoir_write(CPUARMState *env, const ARMCPRegInfo *ri, idx = icv_find_active(cs, irq); if (idx < 0) { - /* No valid list register corresponding to EOI ID */ - icv_increment_eoicount(cs); + /* + * No valid list register corresponding to EOI ID; if this is a vLPI + * not in the list regs then do nothing; otherwise increment EOI count + */ + if (irq < GICV3_LPI_INTID_START) { + icv_increment_eoicount(cs); + } } else { uint64_t lr = cs->ich_lr_el2[idx]; int thisgrp = (lr & ICH_LR_EL2_GROUP) ? GICV3_G1NS : GICV3_G0; int lr_gprio = ich_lr_prio(lr) & icv_gprio_mask(cs, grp); if (thisgrp == grp && lr_gprio == dropprio) { - if (!icv_eoi_split(env, cs)) { - /* Priority drop and deactivate not split: deactivate irq now */ + if (!icv_eoi_split(env, cs) || irq >= GICV3_LPI_INTID_START) { + /* + * Priority drop and deactivate not split: deactivate irq now. + * LPIs always get their active state cleared immediately + * because no separate deactivate is expected. + */ icv_deactivate_irq(cs, idx); } }