From patchwork Thu Nov 2 01:29:03 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 740349 Delivered-To: patch@linaro.org Received: by 2002:a5d:538f:0:b0:32d:baff:b0ca with SMTP id d15csp593818wrv; Wed, 1 Nov 2023 18:33:06 -0700 (PDT) X-Google-Smtp-Source: AGHT+IENcuaQdjLT0r6f/XxNetYRbO/hfr0cxF5qt3Gcdady06o/1VwRYt9g4gYkAzPu6Gx+D7/c X-Received: by 2002:a05:620a:4621:b0:76f:f64:58b4 with SMTP id br33-20020a05620a462100b0076f0f6458b4mr18594079qkb.31.1698888786320; Wed, 01 Nov 2023 18:33:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1698888786; cv=none; d=google.com; s=arc-20160816; b=eDHwpCqmH1dK32ByuzmH1RA8uTdIYhCj1sJDLAO0VCTPnyQ863JgYT25pwJ/Drombv xElHu3K7teaJAE841IwGWN056GslGfWbWZPr6HV8tFRZYr5z/HloVVTuIvHrlqRhW8T+ Ptxc8yFLS8CUQmPnjXzSLNN6347xIRKIy6s55zgBvNtELwImCpKuxPA1dc8fxgJqcDcT 8cj2UoWyzQtW9XMI+etNmeGCNvDt6aOa/8IzNt5ixJi/5scNw83urtB6tsbb5QFbo6Jq ys2B0Hnql6wUaIXRZmKyW/r1PmuvCotmSRXdYXtWvSss5p7TMHAyp+UlH60ZxCS2HCRC RLmw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=TPY1sdpy0MpwadGHKWVBaHzMfJjgShg6fGAA7ikVCVc=; fh=f2WZoDMBYjCKWIIOoPI+rQtxlv4fmOm4u+dLdQLqpOk=; b=X6Kz8vplx0fyiw1sUixEOYh7CMjFz5qTFxCzbV9maF8Lt/YOYSlDZGindpF4qZjVO2 5l0J9Kt3X4kRYlUCHgFSKBZVCYOMS1C2v2iCv0yYqHzsdWszUzMdFQe/Yy4FmmhAvkDF g1fVgSJpOEIq4181SolFiwaHbIHIZEh5CAO0Pe4r5kC9DZnE94OVIHk7BFoXdWNVn2p4 DUujnnu7XEyvMDFSbW3bw2zprUFS4Yp+B5JhNq+9kJtv9JxcnzGlnFPNkxrGmD6vUkUj gq4Cii/IeB3MRoiv28kK57ZevDYXQMFT0Ac62gGlqZZSFLxXA/ga/2Ulu29FzwnqsFuW XQOA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wwQh41y3; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id pw9-20020a05620a63c900b007757fdc191dsi3750620qkn.451.2023.11.01.18.33.06 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Wed, 01 Nov 2023 18:33:06 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wwQh41y3; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1qyMXj-0005jE-F8; Wed, 01 Nov 2023 21:30:43 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1qyMXe-0005cD-GJ for qemu-devel@nongnu.org; Wed, 01 Nov 2023 21:30:38 -0400 Received: from mail-pf1-x432.google.com ([2607:f8b0:4864:20::432]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1qyMXZ-0001XL-FS for qemu-devel@nongnu.org; Wed, 01 Nov 2023 21:30:35 -0400 Received: by mail-pf1-x432.google.com with SMTP id d2e1a72fcca58-6b709048f32so492567b3a.0 for ; Wed, 01 Nov 2023 18:30:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1698888631; x=1699493431; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=TPY1sdpy0MpwadGHKWVBaHzMfJjgShg6fGAA7ikVCVc=; b=wwQh41y3lx6oAxsdC3eDtRUNo84zAtFGLAlMTanSYJo+i4QmqxxmRofJZZq8tX/K3E hgBXYEadPkY0GIIYGoPsIGGICe6RMFRKsYI/wX6N6YB1GgX+VcG6Ojj8QFWtuDJ1x2Re 91Ifr/JuQ6B3O91wpNoHFMVlNk8cP6309tOkYqiXD5EI0R1EDkWxiXQtRYLCuvi5xT9G OeyFY8vPYrm8976sngYwPvSVrtVyGd1C4osoOz0GjCOZWM35565ZuDy0VXHdouBclpFz ghuEflbY9CPRjxrrmjW/HKAt+YKFu35VjETnYX5sphhQeCHPAHEq5uBEnJuJvrrU8YzH F1uQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1698888631; x=1699493431; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=TPY1sdpy0MpwadGHKWVBaHzMfJjgShg6fGAA7ikVCVc=; b=wBZGInXZ+VfZLP4vwK451qzFK5cDdmEvUHOny8g2EEb20bOQuFDia1yhdku+DIVo4Y uDEqUxpq4LZrA8EC4pXQS+OpGz1dAjq0Nt7WtvIaMuM0MEGlG5gMjWqvrKID4fJEKVX2 mk5jFFGPWmnQi4LMpNCAIzH0lln+kypPqCrJ1xgicJ99fu3NJp+OE4wvj2i3iJaQStwk ExyWzIuS8wtaYhgWpJA3wPVnxBKdj27PjUBTUSiTl/kF9hhtICq/sT63BpWt7QI1rVEy vo2NKljGY8QWhNwSHQERwSAxYzyymlZ4cOV0ruoh7ToYXj0/IXddfgSAcKnB3R9Ip9F+ z2CA== X-Gm-Message-State: AOJu0YzzDcwAuzkvP+WwdgUfcZvo/Ypi5v6U7DdyhB20RlhC9n1FXeQQ NQ8qk6wJWmj0G/iFnnq5Vnq/4vt8zTzWealYgS4= X-Received: by 2002:a05:6a00:3024:b0:6c2:cb9a:885e with SMTP id ay36-20020a056a00302400b006c2cb9a885emr5344157pfb.15.1698888630356; Wed, 01 Nov 2023 18:30:30 -0700 (PDT) Received: from stoup.. ([71.212.149.95]) by smtp.gmail.com with ESMTPSA id r23-20020aa78457000000b006979f70fdd5sm1784191pfn.219.2023.11.01.18.30.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 01 Nov 2023 18:30:30 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: deller@gmx.de Subject: [PATCH v3 15/88] target/hppa: Fix trans_ds for hppa64 Date: Wed, 1 Nov 2023 18:29:03 -0700 Message-Id: <20231102013016.369010-16-richard.henderson@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20231102013016.369010-1-richard.henderson@linaro.org> References: <20231102013016.369010-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::432; envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x432.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org This instruction always uses the input carry from bit 32, but produces all 16 output carry bits. Signed-off-by: Richard Henderson --- target/hppa/translate.c | 48 +++++++++++++++++++++++++++++++---------- 1 file changed, 37 insertions(+), 11 deletions(-) diff --git a/target/hppa/translate.c b/target/hppa/translate.c index d6ccce020a..8ba95ae320 100644 --- a/target/hppa/translate.c +++ b/target/hppa/translate.c @@ -803,6 +803,12 @@ static bool cond_need_cb(int c) return c == 4 || c == 5; } +/* Need extensions from TCGv_i32 to TCGv_reg. */ +static bool cond_need_ext(DisasContext *ctx, bool d) +{ + return TARGET_REGISTER_BITS == 64 && !d; +} + /* * Compute conditional for arithmetic. See Page 5-3, Table 5-1, of * the Parisc 1.1 Architecture Reference Manual for details. @@ -1040,6 +1046,22 @@ static DisasCond do_unit_cond(unsigned cf, TCGv_reg res, return cond; } +static TCGv_reg get_carry(DisasContext *ctx, bool d, + TCGv_reg cb, TCGv_reg cb_msb) +{ + if (cond_need_ext(ctx, d)) { + TCGv_reg t = tcg_temp_new(); + tcg_gen_extract_reg(t, cb, 32, 1); + return t; + } + return cb_msb; +} + +static TCGv_reg get_psw_carry(DisasContext *ctx, bool d) +{ + return get_carry(ctx, d, cpu_psw_cb, cpu_psw_cb_msb); +} + /* Compute signed overflow for addition. */ static TCGv_reg do_add_sv(DisasContext *ctx, TCGv_reg res, TCGv_reg in1, TCGv_reg in2) @@ -2712,6 +2734,7 @@ static bool trans_dcor_i(DisasContext *ctx, arg_rr_cf *a) static bool trans_ds(DisasContext *ctx, arg_rrr_cf *a) { TCGv_reg dest, add1, add2, addc, zero, in1, in2; + TCGv_reg cout; nullify_over(ctx); @@ -2726,18 +2749,20 @@ static bool trans_ds(DisasContext *ctx, arg_rrr_cf *a) /* Form R1 << 1 | PSW[CB]{8}. */ tcg_gen_add_reg(add1, in1, in1); - tcg_gen_add_reg(add1, add1, cpu_psw_cb_msb); + tcg_gen_add_reg(add1, add1, get_psw_carry(ctx, false)); - /* Add or subtract R2, depending on PSW[V]. Proper computation of - carry{8} requires that we subtract via + ~R2 + 1, as described in - the manual. By extracting and masking V, we can produce the - proper inputs to the addition without movcond. */ - tcg_gen_sari_reg(addc, cpu_psw_v, TARGET_REGISTER_BITS - 1); + /* + * Add or subtract R2, depending on PSW[V]. Proper computation of + * carry requires that we subtract via + ~R2 + 1, as described in + * the manual. By extracting and masking V, we can produce the + * proper inputs to the addition without movcond. + */ + tcg_gen_sextract_reg(addc, cpu_psw_v, 31, 1); tcg_gen_xor_reg(add2, in2, addc); tcg_gen_andi_reg(addc, addc, 1); - /* ??? This is only correct for 32-bit. */ - tcg_gen_add2_i32(dest, cpu_psw_cb_msb, add1, zero, add2, zero); - tcg_gen_add2_i32(dest, cpu_psw_cb_msb, dest, cpu_psw_cb_msb, addc, zero); + + tcg_gen_add2_reg(dest, cpu_psw_cb_msb, add1, zero, add2, zero); + tcg_gen_add2_reg(dest, cpu_psw_cb_msb, dest, cpu_psw_cb_msb, addc, zero); /* Write back the result register. */ save_gpr(ctx, a->t, dest); @@ -2747,7 +2772,8 @@ static bool trans_ds(DisasContext *ctx, arg_rrr_cf *a) tcg_gen_xor_reg(cpu_psw_cb, cpu_psw_cb, dest); /* Write back PSW[V] for the division step. */ - tcg_gen_neg_reg(cpu_psw_v, cpu_psw_cb_msb); + cout = get_psw_carry(ctx, false); + tcg_gen_neg_reg(cpu_psw_v, cout); tcg_gen_xor_reg(cpu_psw_v, cpu_psw_v, in2); /* Install the new nullification. */ @@ -2757,7 +2783,7 @@ static bool trans_ds(DisasContext *ctx, arg_rrr_cf *a) /* ??? The lshift is supposed to contribute to overflow. */ sv = do_add_sv(ctx, dest, add1, add2); } - ctx->null_cond = do_cond(a->cf, dest, cpu_psw_cb_msb, sv); + ctx->null_cond = do_cond(a->cf, dest, cout, sv); } return nullify_end(ctx);