From patchwork Sun Oct 22 23:28:04 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 737018 Delivered-To: patch@linaro.org Received: by 2002:adf:dd81:0:b0:32d:baff:b0ca with SMTP id x1csp1282172wrl; Sun, 22 Oct 2023 16:31:06 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFC72gOEVSvQG8cMLhy4xNTorTaqE1lZzgeqBQxVnNvV+vPL+xrjDjpZOx/c3/F6+l4TS5u X-Received: by 2002:a05:620a:8812:b0:778:906c:1f07 with SMTP id qj18-20020a05620a881200b00778906c1f07mr6967832qkn.28.1698017465681; Sun, 22 Oct 2023 16:31:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1698017465; cv=none; d=google.com; s=arc-20160816; b=cYfAdDZh99bLfRch5stfh86cJvmZpEjf/EhhHf5dRj4JzjHd1x2KwYIdYpZQbqbdJa KEzLmg0r1V+L/lFVrGSNRebsFlGmixTP0+uiVP2/h9nzxFRaIUzKqcLEkKNBQyOe7HLe vhdIWnDa//rRi3DnTPYzt8sgX7OCf6GhHna6E9pmOk1grrttv6d+zkmshb2tG4ZU+Pdk oLx+AC0nc0F7r8X/FTYupTRMgoUjG8bE/1ck6/v5DhzySN77KjFoqNe8oaneBCOhcwB/ A2cqDxGqwlVFZhn+9o5ugGrHl992Mbum90qhF60aEKX340WijHOYXDGWykqdeAW3BP5t 672A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=Jiy4wOodRVlFspzzZethCiArH1v1AZS8FVXwpd5smRE=; fh=TYrED6TOMxGX0VC4GtjviASLbYyJe19+7/tKWjN44KQ=; b=WymPxiTo62zF7PsO4xLS9wFMBeD40v48+YIeAZv3UmKJQqmfivhcI4SZkctYj9r1Vj Qjnrk4LoLCjUa1SNMArkufTGpXTrVLqZ7/KmHXAq8pWy3v2hSapHw7fUA0uPDyeGbmDK c2aQQIm1X2xWEzdlxhnIBJKq5matVqWLaAClE40YP15V25Za454w8KDUUVgldIT4cbtG Hlayavhr1KupFKBL8HlE3lFvoTha+mUR5mMPv9ACWB90+opG+6tb3M27e7rfTK2K0N3i eRbD0IJyXs68++H/oQ5qxPLk3DpWZzXeyTOHQQ9FabscEM3+wb6s1A/Z/pDlUtLfzRvx jjBg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=DO671GJ3; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id k5-20020a05620a414500b0076ca9dc9770si4732365qko.661.2023.10.22.16.31.05 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Sun, 22 Oct 2023 16:31:05 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=DO671GJ3; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1quhtB-00074v-Sm; Sun, 22 Oct 2023 19:29:45 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1quht8-00073R-9f for qemu-devel@nongnu.org; Sun, 22 Oct 2023 19:29:43 -0400 Received: from mail-oa1-x2c.google.com ([2001:4860:4864:20::2c]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1quht6-0006hd-N6 for qemu-devel@nongnu.org; Sun, 22 Oct 2023 19:29:42 -0400 Received: by mail-oa1-x2c.google.com with SMTP id 586e51a60fabf-1eb33c06d08so981719fac.0 for ; Sun, 22 Oct 2023 16:29:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1698017379; x=1698622179; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Jiy4wOodRVlFspzzZethCiArH1v1AZS8FVXwpd5smRE=; b=DO671GJ3PT5bNiMS8ZP5iQpfcypXoF/uTWfUvGVoWcxfusm4MzmWJRjn9u1+TLkE4p /qtFdlhIZqfKv2buGvzoafBBlXhgyqOj5He/Q7jKZmJ6L+HYQP2KwuLQ1/59Wnc/3IOH gY9+auc45E8f+AgO89Y64oKI2UaAJIsXMgt6AUVWMz8URtMCxNy5X0Mnc3WPJJKakOtO u6bI0ujOkQUi3gbiz60Oa50sjgBFAChcXc4uLruBm2tFvG2Faal5sbw78ZOmOObbqxho ysyubZLe6FHksdoF8myBJOSCgz1H6UaBS5mlcqUZVmdN89V1zJIeVIszrSfwNUAKwOKC f1+w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1698017379; x=1698622179; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Jiy4wOodRVlFspzzZethCiArH1v1AZS8FVXwpd5smRE=; b=tenCDFCN6V8bFPUrWDYDRK0JEyfhptBq9oDWgvnH1Jzbd6eSia6eT7FwMped+zzwUm QF0FTsxb8Qq0BXB+z7yPmYmElZrgRLwojoi6XgUg3LRgYzBeLjaa+/bxnlPMTGLR0r0o Yo9AMN0HaErFuF6S+ZMIrjMEj+NTPO5won3R7Lr2P69f1URFoqFH27j5HkpfUzQAz+cu 313jQt4aAvy9YlufpisoYKTWFqkWc4bTRNkfxAkJNJTpXqhIwEiER7VnjRqQ6hVvDrYi BOxyF3fGmX7EnRj8Ww8gVq/b2ztFB9SJxqunI5abffUvxW8bkRFz14C7GQkn1XRHsdX1 NoKQ== X-Gm-Message-State: AOJu0YwSw4Mr4c2az3F+iUDVC6wwTIZjdLnaFJD9gXLDorpxP6tJJwUX ky8+yZ64XNGhz6TxkXucMzNhXag5ikJT03NscgE= X-Received: by 2002:a05:6870:d188:b0:1e9:c28f:45b9 with SMTP id a8-20020a056870d18800b001e9c28f45b9mr10483645oac.19.1698017379405; Sun, 22 Oct 2023 16:29:39 -0700 (PDT) Received: from stoup.. ([71.212.149.95]) by smtp.gmail.com with ESMTPSA id k26-20020a63ba1a000000b005b25a04cf8bsm4023772pgf.12.2023.10.22.16.29.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Oct 2023 16:29:39 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: mark.cave-ayland@ilande.co.uk Subject: [PATCH v5 06/94] target/sparc: Define features via cpu-feature.h.inc Date: Sun, 22 Oct 2023 16:28:04 -0700 Message-Id: <20231022232932.80507-7-richard.henderson@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20231022232932.80507-1-richard.henderson@linaro.org> References: <20231022232932.80507-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2001:4860:4864:20::2c; envelope-from=richard.henderson@linaro.org; helo=mail-oa1-x2c.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Manage feature bits automatically. Tested-by: Mark Cave-Ayland Acked-by: Mark Cave-Ayland Signed-off-by: Richard Henderson --- target/sparc/cpu.h | 32 +++++++++++++------------------- target/sparc/cpu-feature.h.inc | 19 +++++++++++++++++++ 2 files changed, 32 insertions(+), 19 deletions(-) create mode 100644 target/sparc/cpu-feature.h.inc diff --git a/target/sparc/cpu.h b/target/sparc/cpu.h index 9fc5c401d2..aaecbf0876 100644 --- a/target/sparc/cpu.h +++ b/target/sparc/cpu.h @@ -291,25 +291,19 @@ struct sparc_def_t { uint32_t maxtl; }; -#define CPU_FEATURE_FLOAT (1 << 0) -#define CPU_FEATURE_FLOAT128 (1 << 1) -#define CPU_FEATURE_SWAP (1 << 2) -#define CPU_FEATURE_MUL (1 << 3) -#define CPU_FEATURE_DIV (1 << 4) -#define CPU_FEATURE_FLUSH (1 << 5) -#define CPU_FEATURE_FSQRT (1 << 6) -#define CPU_FEATURE_FMUL (1 << 7) -#define CPU_FEATURE_VIS1 (1 << 8) -#define CPU_FEATURE_VIS2 (1 << 9) -#define CPU_FEATURE_FSMULD (1 << 10) -#define CPU_FEATURE_HYPV (1 << 11) -#define CPU_FEATURE_CMT (1 << 12) -#define CPU_FEATURE_GL (1 << 13) -#define CPU_FEATURE_TA0_SHUTDOWN (1 << 14) /* Shutdown on "ta 0x0" */ -#define CPU_FEATURE_ASR17 (1 << 15) -#define CPU_FEATURE_CACHE_CTRL (1 << 16) -#define CPU_FEATURE_POWERDOWN (1 << 17) -#define CPU_FEATURE_CASA (1 << 18) +#define FEATURE(X) CPU_FEATURE_BIT_##X, +enum { +#include "cpu-feature.h.inc" +}; + +#undef FEATURE +#define FEATURE(X) CPU_FEATURE_##X = 1u << CPU_FEATURE_BIT_##X, + +enum { +#include "cpu-feature.h.inc" +}; + +#undef FEATURE #ifndef TARGET_SPARC64 #define CPU_DEFAULT_FEATURES (CPU_FEATURE_FLOAT | CPU_FEATURE_SWAP | \ diff --git a/target/sparc/cpu-feature.h.inc b/target/sparc/cpu-feature.h.inc new file mode 100644 index 0000000000..d35fe90c92 --- /dev/null +++ b/target/sparc/cpu-feature.h.inc @@ -0,0 +1,19 @@ +FEATURE(FLOAT) +FEATURE(FLOAT128) +FEATURE(SWAP) +FEATURE(MUL) +FEATURE(DIV) +FEATURE(FLUSH) +FEATURE(FSQRT) +FEATURE(FMUL) +FEATURE(VIS1) +FEATURE(VIS2) +FEATURE(FSMULD) +FEATURE(HYPV) +FEATURE(CMT) +FEATURE(GL) +FEATURE(TA0_SHUTDOWN) /* Shutdown on "ta 0x0" */ +FEATURE(ASR17) +FEATURE(CACHE_CTRL) +FEATURE(POWERDOWN) +FEATURE(CASA)