From patchwork Sun Oct 22 23:28:49 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 737053 Delivered-To: patch@linaro.org Received: by 2002:adf:dd81:0:b0:32d:baff:b0ca with SMTP id x1csp1282985wrl; Sun, 22 Oct 2023 16:34:39 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEsKYxSXNEu6sB4yN2Qwsn+qXA0G2UjraNMlWWiJ6CuFI80gqidtgmFlgmYRMkgIztxbxLv X-Received: by 2002:a05:622a:15:b0:412:2dac:acb9 with SMTP id x21-20020a05622a001500b004122dacacb9mr10466351qtw.8.1698017678849; Sun, 22 Oct 2023 16:34:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1698017678; cv=none; d=google.com; s=arc-20160816; b=UH2jbDfV4xMSepGx7Tu5zlWViM0gDR56TuGp84I5KZRLa4ZtlLzyPrHVyVLbXxKsA8 MxkrzbsTCBwo4F+Tza69lngqrNjlKDXmkpJA1ofQvZLy1aWx5/UzVjt71OqucQ9rxO4j SK90JJ2JYdh6AzGbEd8NHD9eMnL/O1GlhvqLsxAvqkZx3RGr8lrpGefupIUOdciGxSFP NbR7reXah7jXfGHj8/DvHnBsmk2d+BvhWNNKb9ti9JiRTjq+enIwDM6h9pVHx+Obi4Rc HBvsppfHFBUBM6t/nNkj+l8UExWZ7PDx5qMu9V85GJmhvPDBU4kk9iYy++5TRfcxHib6 12Nw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=j1vqtRlkCqaDcb/kXrGcCaBvm9nhjd4rh5ZlSJ0/mC8=; fh=TYrED6TOMxGX0VC4GtjviASLbYyJe19+7/tKWjN44KQ=; b=og/3QWNUL62gaIlCyY+jYz4e5a26jH9njl9qUgmL9aQ4/jdB2RNJh4WNw//+AyYK2d 1K8avWW614JLOTx/seSMYAo+JGWiNMqaoc/vnhbkk4ww+WmpQUYWVrIr9L5xvBopXekd GnDu+SqD3yYITUixepn+XOyHktAZTecCCA3Alz6Mx2VbciB1RN65r/D+89AOP/1zhviK tESLGrabb9R7edjqaOpxxFqOMSj1oTfQo0/Y+bAS0e2FSn5NMWROhMbc02SGjpQwph9f mKclcDOW5Cm1jZGb/vV0K/NuTpicTBqUX2rHfoVbTt9/PUJmaBcR0H3u0qBXeaNi89Ln 0XDA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=MaOqAl9B; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id i2-20020ac85c02000000b00410a9ddbcf7si4511380qti.163.2023.10.22.16.34.38 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Sun, 22 Oct 2023 16:34:38 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=MaOqAl9B; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1quhwj-0004pK-DK; Sun, 22 Oct 2023 19:33:25 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1quhwg-0004PK-B5 for qemu-devel@nongnu.org; Sun, 22 Oct 2023 19:33:23 -0400 Received: from mail-pf1-x42a.google.com ([2607:f8b0:4864:20::42a]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1quhwe-0007XG-JL for qemu-devel@nongnu.org; Sun, 22 Oct 2023 19:33:22 -0400 Received: by mail-pf1-x42a.google.com with SMTP id d2e1a72fcca58-6b1d1099a84so2605492b3a.1 for ; Sun, 22 Oct 2023 16:33:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1698017597; x=1698622397; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=j1vqtRlkCqaDcb/kXrGcCaBvm9nhjd4rh5ZlSJ0/mC8=; b=MaOqAl9B9wXeeaYyaiMMK8o6YkJWgwee2DQ5wWgn6KmDoU1ncSb109nBYlyGcwNjjo aGB3MBJztWmZ8m/gvUWdKlLIF73p5visEAk3uUFFpaaSUkXR+TaN8sJ2fbnCq5OTGJ1t xjzHt9AyVSYu8MF3NhT1J0XXZFiuas3XUqDM/nyypAFVC848BniQQE6hE+wGVEnl/cPg xPuZ68uOtiuxvzs2NKTLxVhQP9zWLFg0pPGag7+RqSJN4DFDs+OAEhdethSm3qkb8zv3 2tmNvmPMognZKn3bUoUMGUweMLIShQPxgH0eDZXaU0Sh0N5fUYjyugob0SpwznGqqbQV o4Iw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1698017597; x=1698622397; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=j1vqtRlkCqaDcb/kXrGcCaBvm9nhjd4rh5ZlSJ0/mC8=; b=En512B55747eeoZcm5GCIvSPlgjRFky6BNNTOOkOF3ZEINm8z5I/MvGTBSoEGW+1yY 4Cf/2ndDji66M0D+31WyVuTYwndezZWlRQn+2jKWqT6sy0MZvzlXyEBS6KwXhbQicn/a hstFZ9jUIizhptcJG5Aj+5w3ZQEGhkMHa1O6rQSvxiQo0DbZwR8Ft96PqW+QjnWqhPR2 9kaAFFzSVEWfuKFMiqjGsRkrWpW26qaBHs4CPZKBuykqH2U3yspxK2kiejsG2/XkSSxA hyGEw1dP+wDzxE+akItopiOpvTDg3bXN82neW/1hBs/n98cJgQaySonSnVTHmFenGMFs CpAA== X-Gm-Message-State: AOJu0Yz9GPBDvMqapEYbtj42CxW9suxBG7taWku4knhKZ8jwIhXP+7Og dxz4MPbpPumJazK6klt+uQMTiVSEKj7hU7sKvVo= X-Received: by 2002:aa7:8889:0:b0:6be:59f:5172 with SMTP id z9-20020aa78889000000b006be059f5172mr8611313pfe.19.1698017597701; Sun, 22 Oct 2023 16:33:17 -0700 (PDT) Received: from stoup.. ([71.212.149.95]) by smtp.gmail.com with ESMTPSA id fe12-20020a056a002f0c00b0066a4e561beesm5182855pfb.173.2023.10.22.16.33.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 22 Oct 2023 16:33:17 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: mark.cave-ayland@ilande.co.uk Subject: [PATCH v5 51/94] target/sparc: Use tcg_gen_qemu_{ld, st}_i128 for GET_ASI_DTWINX Date: Sun, 22 Oct 2023 16:28:49 -0700 Message-Id: <20231022232932.80507-52-richard.henderson@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20231022232932.80507-1-richard.henderson@linaro.org> References: <20231022232932.80507-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::42a; envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x42a.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Perform one atomic 16-byte operation. The atomicity is required for the LDTXA instructions. Tested-by: Mark Cave-Ayland Acked-by: Mark Cave-Ayland Signed-off-by: Richard Henderson --- target/sparc/translate.c | 48 +++++++++++++++++++++++++++++++++------- 1 file changed, 40 insertions(+), 8 deletions(-) diff --git a/target/sparc/translate.c b/target/sparc/translate.c index f4dde20ff8..83c344365c 100644 --- a/target/sparc/translate.c +++ b/target/sparc/translate.c @@ -2594,11 +2594,27 @@ static void gen_ldda_asi0(DisasContext *dc, DisasASI *da, TCGv addr, int rd) return; case GET_ASI_DTWINX: - assert(TARGET_LONG_BITS == 64); - tcg_gen_qemu_ld_tl(hi, addr, da->mem_idx, da->memop | MO_ALIGN_16); - tcg_gen_addi_tl(addr, addr, 8); - tcg_gen_qemu_ld_tl(lo, addr, da->mem_idx, da->memop); +#ifdef TARGET_SPARC64 + { + MemOp mop = (da->memop & MO_BSWAP) | MO_128 | MO_ALIGN_16; + TCGv_i128 t = tcg_temp_new_i128(); + + tcg_gen_qemu_ld_i128(t, addr, da->mem_idx, mop); + /* + * Note that LE twinx acts as if each 64-bit register result is + * byte swapped. We perform one 128-bit LE load, so must swap + * the order of the writebacks. + */ + if ((mop & MO_BSWAP) == MO_TE) { + tcg_gen_extr_i128_i64(lo, hi, t); + } else { + tcg_gen_extr_i128_i64(hi, lo, t); + } + } break; +#else + g_assert_not_reached(); +#endif case GET_ASI_DIRECT: { @@ -2663,11 +2679,27 @@ static void gen_stda_asi0(DisasContext *dc, DisasASI *da, TCGv addr, int rd) break; case GET_ASI_DTWINX: - assert(TARGET_LONG_BITS == 64); - tcg_gen_qemu_st_tl(hi, addr, da->mem_idx, da->memop | MO_ALIGN_16); - tcg_gen_addi_tl(addr, addr, 8); - tcg_gen_qemu_st_tl(lo, addr, da->mem_idx, da->memop); +#ifdef TARGET_SPARC64 + { + MemOp mop = (da->memop & MO_BSWAP) | MO_128 | MO_ALIGN_16; + TCGv_i128 t = tcg_temp_new_i128(); + + /* + * Note that LE twinx acts as if each 64-bit register result is + * byte swapped. We perform one 128-bit LE store, so must swap + * the order of the construction. + */ + if ((mop & MO_BSWAP) == MO_TE) { + tcg_gen_concat_i64_i128(t, lo, hi); + } else { + tcg_gen_concat_i64_i128(t, hi, lo); + } + tcg_gen_qemu_st_i128(t, addr, da->mem_idx, mop); + } break; +#else + g_assert_not_reached(); +#endif case GET_ASI_DIRECT: {