From patchwork Sun Oct 22 05:59:52 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 737004 Delivered-To: patch@linaro.org Received: by 2002:adf:dd81:0:b0:32d:baff:b0ca with SMTP id x1csp1006597wrl; Sat, 21 Oct 2023 23:15:57 -0700 (PDT) X-Google-Smtp-Source: AGHT+IH55BiaV32rPPQQWo/q0JRP3BD6jtTATvsr6IHtRBRR10OMyqIK5NTfdRwLT58D71dMuV8R X-Received: by 2002:a05:622a:1653:b0:410:ab6d:54da with SMTP id y19-20020a05622a165300b00410ab6d54damr7520991qtj.16.1697955357163; Sat, 21 Oct 2023 23:15:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1697955357; cv=none; d=google.com; s=arc-20160816; b=omcSRjqi6bIJPE/w5eyn8Sxgczh2E7vuBiltRW26AIri9vlnbMZdnO4YNneCd6C8Qc ABBV6Fe1kgolB14vxLQbj2ls+5CtUed6ecQVdM6IBiiRWaZqfB11W5oebvPjpcn8dHDq 2DZeAGJTucrEsTdJ7Ahtq8akRoAGuMUa6O0TqQGf4IbDvwI10ysvJTCd1C1lb4F9w+ks ymCA+90oDSsIUXpAZQJlR/fos2IzHX9IPECkIALiCPBZbnOnzSr2786OKsLo8UwAoS4X i7A8tOaexuUJHvdYNjYxxIdIu6wHIG5B1uz48eZRxg2OoDMCJD7iqfNJoyvvfRe9aZPD hXFw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=JgafbUxzPcRrNpMg2DdW/+ZW+itPO8ApXYi0Ba+fYVM=; fh=TYrED6TOMxGX0VC4GtjviASLbYyJe19+7/tKWjN44KQ=; b=K4Ox7W+w7RIzRwRycViM9PKKFZYZkEt4DVaQ9hwvWt5J6X6gJmmwdNKxf6TdV1+N6S VmQssQUmrvlVYw2e3q6tFv1d7oZaRkN5b1gIvXMxlGUF/UjR72cwzGppBS2K3M4sH/w4 4xf8WQ16hRZzmkcLEM0OnSodjV9iHwiXRCtoU/jnio4FSCMyMMT7qKmTzVbM70Qw5bA2 WmYDzDXotGzgtxVLMpk7l2HTj75q3q4qXWxxhlRPH5g/DKINDFD78s5CdtP+oB7kTVl/ BL8Euym6JEcxnoHwMryuMLcomyYWln0TIFopoq9tzhFlArqK9XwF6BMqZsK1eNE/RwHz KWTw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=hTfrPgCN; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id v36-20020a05622a18a400b0040fe864c812si3748402qtc.10.2023.10.21.23.15.57 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Sat, 21 Oct 2023 23:15:57 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=hTfrPgCN; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1quRa6-0000s8-Bo; Sun, 22 Oct 2023 02:04:58 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1quRa0-0000UW-83 for qemu-devel@nongnu.org; Sun, 22 Oct 2023 02:04:52 -0400 Received: from mail-oo1-xc2e.google.com ([2607:f8b0:4864:20::c2e]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1quRZu-0002F6-PI for qemu-devel@nongnu.org; Sun, 22 Oct 2023 02:04:51 -0400 Received: by mail-oo1-xc2e.google.com with SMTP id 006d021491bc7-5842c251d7cso1003527eaf.1 for ; Sat, 21 Oct 2023 23:04:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1697954685; x=1698559485; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=JgafbUxzPcRrNpMg2DdW/+ZW+itPO8ApXYi0Ba+fYVM=; b=hTfrPgCN0X50zKZwTY5v81YKYm02zSbssqMtGwyC5Gzbgn+UE3hEjXu+kRb1ZoopFR e/Qvuc+QY5XUCVLgor7tZa2JLua/ClVctSEQ7soZRUJVGiDHOir/owgprEeAo9H0oBiS AMXpytVjorOEJycrGiFLFjeStlF/rTlhE0xbtiiRzVSE3xuLga4rOmzOYAGjRMeWe/1S Rr8w1V4hOTLi6oGcxo9Coj4KPHV6zcimSRKDZwQWVNLEAPBLBB3rUPeYgXLDDbutCufv 6nrmBhOYVQ2p/fWxSLRdp6fcaeDrD8Pw/KnbhkQh1Jrbgmo+i2GKCY6jT9jndfNbw4qK avmQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1697954685; x=1698559485; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=JgafbUxzPcRrNpMg2DdW/+ZW+itPO8ApXYi0Ba+fYVM=; b=arW05ZOfE2dZ/TAe4e7q8JIbS2cbdpPqvH4Mu578L2rLUZjKZSHBotpLIotOmv8VWi NwjW2zpqNxMHp8e+Rg8k6xAl4rnjL+j1emfSOVaaFfWBv2jIeJq0r8NIJkvOZvbDlPU3 +XeZI0JHKs7gOU1zTZQ1ZSNgAyB7660UWbazMUJ1ckOHhUyvi4NwX1P7ctTiuM5X/yEs skcx07qC4zV4z+n7qwvGfcTNvm9nAZOjcbLj+S6J13K2dCLsjs4yDrq6VyD8vnRQVpqZ Noj6waktKFyLFXSpbazsU+8Dzsa0M6/2QF+6VUBaDs5hEcRJtsweX1tBR0Fy2I3d0CtY ChIw== X-Gm-Message-State: AOJu0YzEULI+PENHasXseWJkyh65njZZ7VD9EyCTdZnXwhHQr6dEJVye +qXcHq0Vsqg0h0S0ijBlIjNuf7lLuXi+NjUOg9w= X-Received: by 2002:a05:6358:4311:b0:143:61d:ffd3 with SMTP id r17-20020a056358431100b00143061dffd3mr5475098rwc.4.1697954684676; Sat, 21 Oct 2023 23:04:44 -0700 (PDT) Received: from stoup.. ([71.212.149.95]) by smtp.gmail.com with ESMTPSA id fb13-20020a056a002d8d00b0068a46cd4120sm4007373pfb.199.2023.10.21.23.04.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 21 Oct 2023 23:04:44 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: mark.cave-ayland@ilande.co.uk Subject: [PATCH v4 51/90] target/sparc: Move SWAP, SWAPA to decodetree Date: Sat, 21 Oct 2023 22:59:52 -0700 Message-Id: <20231022060031.490251-52-richard.henderson@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20231022060031.490251-1-richard.henderson@linaro.org> References: <20231022060031.490251-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::c2e; envelope-from=richard.henderson@linaro.org; helo=mail-oo1-xc2e.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Remove gen_swap_asi. Rename gen_swap_asi0 to gen_swap_asi. Merge gen_swap into gen_swap_asi. Signed-off-by: Richard Henderson --- target/sparc/insns.decode | 4 +++ target/sparc/translate.c | 58 +++++++++++++++++---------------------- 2 files changed, 29 insertions(+), 33 deletions(-) diff --git a/target/sparc/insns.decode b/target/sparc/insns.decode index 2f950000b5..9c4597317c 100644 --- a/target/sparc/insns.decode +++ b/target/sparc/insns.decode @@ -288,6 +288,10 @@ LDSTUB 11 ..... 001101 ..... . ............. @r_r_ri_na LDSTUB 11 ..... 011101 ..... . ............. @r_r_r_asi # LDSTUBA LDSTUB 11 ..... 011101 ..... . ............. @r_r_i_asi # LDSTUBA +SWAP 11 ..... 001111 ..... . ............. @r_r_ri_na +SWAP 11 ..... 011111 ..... . ............. @r_r_r_asi # SWAPA +SWAP 11 ..... 011111 ..... . ............. @r_r_i_asi # SWAPA + NCP 10 ----- 110110 ----- --------- ----- # v8 CPop1 NCP 10 ----- 110111 ----- --------- ----- # v8 CPop2 diff --git a/target/sparc/translate.c b/target/sparc/translate.c index cba453e5ff..4a42acafd9 100644 --- a/target/sparc/translate.c +++ b/target/sparc/translate.c @@ -1884,13 +1884,6 @@ static void gen_ne_fop_QD(DisasContext *dc, int rd, int rs, gen_update_fprs_dirty(dc, QFPREG(rd)); } -static void gen_swap(DisasContext *dc, TCGv dst, TCGv src, - TCGv addr, int mmu_idx, MemOp memop) -{ - gen_address_mask(dc, addr); - tcg_gen_atomic_xchg_tl(dst, addr, src, mmu_idx, memop | MO_ALIGN); -} - /* asi moves */ typedef enum { GET_ASI_HELPER, @@ -2243,14 +2236,15 @@ static void gen_st_asi(DisasContext *dc, DisasASI *da, TCGv src, TCGv addr) } } -static void gen_swap_asi0(DisasContext *dc, DisasASI *da, - TCGv dst, TCGv src, TCGv addr) +static void gen_swap_asi(DisasContext *dc, DisasASI *da, + TCGv dst, TCGv src, TCGv addr) { switch (da->type) { case GET_ASI_EXCP: break; case GET_ASI_DIRECT: - gen_swap(dc, dst, src, addr, da->mem_idx, da->memop); + tcg_gen_atomic_xchg_tl(dst, addr, src, + da->mem_idx, da->memop | MO_ALIGN); break; default: /* ??? Should be DAE_invalid_asi. */ @@ -2259,15 +2253,6 @@ static void gen_swap_asi0(DisasContext *dc, DisasASI *da, } } -static void __attribute__((unused)) -gen_swap_asi(DisasContext *dc, TCGv dst, TCGv src, TCGv addr, int insn) -{ - DisasASI da = get_asi(dc, insn, MO_TEUL); - - gen_address_mask(dc, addr); - gen_swap_asi0(dc, &da, dst, src, addr); -} - static void gen_cas_asi0(DisasContext *dc, DisasASI *da, TCGv oldv, TCGv newv, TCGv cmpv, TCGv addr) { @@ -4766,6 +4751,24 @@ static bool trans_LDSTUB(DisasContext *dc, arg_r_r_ri_asi *a) return advance_pc(dc); } +static bool trans_SWAP(DisasContext *dc, arg_r_r_ri_asi *a) +{ + TCGv addr, dst, src; + DisasASI da; + + addr = gen_ldst_addr(dc, a->rs1, a->imm, a->rs2_or_imm); + if (addr == NULL) { + return false; + } + da = resolve_asi(dc, a->asi, MO_TEUL); + + dst = gen_dest_gpr(dc, a->rd); + src = gen_load_gpr(dc, a->rd); + gen_swap_asi(dc, &da, dst, src, addr); + gen_store_gpr(dc, a->rd, dst); + return advance_pc(dc); +} + #define CHECK_IU_FEATURE(dc, FEATURE) \ if (!((dc)->def->features & CPU_FEATURE_ ## FEATURE)) \ goto illegal_insn; @@ -4777,7 +4780,7 @@ static bool trans_LDSTUB(DisasContext *dc, arg_r_r_ri_asi *a) static void disas_sparc_legacy(DisasContext *dc, unsigned int insn) { unsigned int opc, rs1, rs2, rd; - TCGv cpu_src1; + TCGv cpu_src1 __attribute__((unused)); TCGv cpu_src2 __attribute__((unused)); TCGv_i32 cpu_src1_32, cpu_src2_32, cpu_dst_32; TCGv_i64 cpu_src1_64, cpu_src2_64, cpu_dst_64; @@ -5595,6 +5598,7 @@ static void disas_sparc_legacy(DisasContext *dc, unsigned int insn) case 0x9: /* ldsb, load signed byte */ case 0xa: /* ldsh, load signed halfword */ case 0xd: /* ldstub */ + case 0x0f: /* swap */ case 0x10: /* lda, V9 lduwa, load word alternate */ case 0x11: /* lduba, load unsigned byte alternate */ case 0x12: /* lduha, load unsigned halfword alternate */ @@ -5602,25 +5606,13 @@ static void disas_sparc_legacy(DisasContext *dc, unsigned int insn) case 0x19: /* ldsba, load signed byte alternate */ case 0x1a: /* ldsha, load signed halfword alternate */ case 0x1d: /* ldstuba */ + case 0x1f: /* swapa */ g_assert_not_reached(); /* in decodetree */ case 0x08: /* V9 ldsw */ case 0x0b: /* V9 ldx */ case 0x18: /* V9 ldswa */ case 0x1b: /* V9 ldxa */ goto illegal_insn; /* in decodetree */ - case 0x0f: - /* swap, swap register with memory. Also atomically */ - cpu_src1 = gen_load_gpr(dc, rd); - gen_swap(dc, cpu_val, cpu_src1, cpu_addr, - dc->mem_idx, MO_TEUL); - break; -#if !defined(CONFIG_USER_ONLY) || defined(TARGET_SPARC64) - case 0x1f: /* swapa, swap reg with alt. memory. Also - atomically */ - cpu_src1 = gen_load_gpr(dc, rd); - gen_swap_asi(dc, cpu_val, cpu_src1, cpu_addr, insn); - break; -#endif #ifdef TARGET_SPARC64 case 0x2d: /* V9 prefetch, no effect */ goto skip_move;