From patchwork Mon Oct 9 17:14:41 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 731029 Delivered-To: patch@linaro.org Received: by 2002:a5d:574c:0:b0:31d:da82:a3b4 with SMTP id q12csp1329343wrw; Mon, 9 Oct 2023 10:16:03 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEQtYX5jC6lTvKcAxjJ7W8QKeqSv/4tPOGcswnawLIJZAQQeS3SCslbWXn2IsTjjT9LbGZt X-Received: by 2002:a05:620a:1092:b0:774:1c99:daf9 with SMTP id g18-20020a05620a109200b007741c99daf9mr16102584qkk.37.1696871763379; Mon, 09 Oct 2023 10:16:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1696871763; cv=none; d=google.com; s=arc-20160816; b=ezJgKHLcuum/wF09C0VINB2v/DE2nlAnDQeSsdgd0nrUHnaGjUZrt48uE78j9Xt+/9 Cm2z/+GnyMKVzttc5swwDQYTkjbkIVB2Nj5DbhrpcvoMXlibkNyoQB1sA/LdFWfyt77k hgZFkukxr32mQ5uHGqXKm7hZa+4qQ5oyqdVQOHL41MKCPukgD5oKXZ7mxW8JX0A09y31 Rc1e6tOMHOBkATqmTLzAW/u4eabfi2MyWssi6nFFJuqdkpf4ZSAvVfD5KR7qCM8YkRSr m+CYcLQDKTisaaQ3F4Cs1Vw5iRJr7cs+c7RYeOxAhNdTdd0kj6kKmGHr1N+Qu2l75WwF uXuA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=kbNgWbdkf530P5fV+/XaqJAGbVDQW2KbluK4ohQuwu8=; fh=Eu6p7OZ8FBcTkZIEE6MFuz9KO7eOSptawzVzLPCDhbU=; b=qG8+16NT4deqOcAGd8WKxk+mjycmiyCb4Odta5Gs7v60R+SZVcFS1RSMX+kCF9sXpQ tkKZdaNdldjDqxKgnc0P2oZUljLCwuUepNpJO+j59iF1OkFXU2ohZ2w/zOSORemCS9n/ bPA9aUaw8FOn+Xfi0gRGJDO+DtWSLPN03f652C90zHDsugKPjBPNk0Z8U3oJgwHJW1/Z +bEwaQbcI0XURnLOvjhQgfSicY5OzO2GdHZWhJc78VD/N1COM/ojJqsh/M/tGc+SBwiv VPdyZhBR2Y43QeTTN5K/Z9o6dXMS4fhuvAemvjCorZzGYIXAENJ8G3Ltg8jliSUCfaVu 4EHA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=VcZzEIUn; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id y9-20020a05620a44c900b00773e4b0d065si6634675qkp.532.2023.10.09.10.16.03 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Mon, 09 Oct 2023 10:16:03 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=VcZzEIUn; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1qptqh-0004Fp-RH; Mon, 09 Oct 2023 13:15:20 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1qptqY-0004E1-0o for qemu-devel@nongnu.org; Mon, 09 Oct 2023 13:15:10 -0400 Received: from mail-ej1-x62f.google.com ([2a00:1450:4864:20::62f]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1qptqM-0001Ea-84 for qemu-devel@nongnu.org; Mon, 09 Oct 2023 13:15:01 -0400 Received: by mail-ej1-x62f.google.com with SMTP id a640c23a62f3a-9a9f139cd94so798817866b.2 for ; Mon, 09 Oct 2023 10:14:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1696871692; x=1697476492; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=kbNgWbdkf530P5fV+/XaqJAGbVDQW2KbluK4ohQuwu8=; b=VcZzEIUnwhBvh3PWfRbQkP9fqVNr7mM8h8kCCNZoscbHVBzdjz7Aqc5s0qOCh2vJ2+ awxQdkbjBDCMAQJ9R9ca4Tl3iJKTZxwhSYDSds/BFETX7xwLP+YHFVpFsDJcu0FpP/Uc YmCbovfoqJbF3NxHsWA4LQeUsazcnNJJ7J+aW63uEaC8BX53syy5mfHn1mvHIA+pclSG ckoVSfXuV3GmcqdwUU1JfDCLuj9nCm20fONEpL79DwwbCjyvdemX0rEzmFRFOLJPVh9m W2or1wnllHDmjFhPVfvA7CYhPcQA/of5cwxQk7oDaqyEAhLd+jfkWDY+ZCSd0eR+lhji XZrQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1696871692; x=1697476492; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=kbNgWbdkf530P5fV+/XaqJAGbVDQW2KbluK4ohQuwu8=; b=ZO2K9A3eMO4bh9w76snrXSAcWtyR03vgimD+SHaTK8DhNn6TwKvEPFhg2JoFXVJEp/ KwSchamRKh9NxBmxbFbiVl6fGLA7wEADofpWhFFPKb25vL6AwnfIzX/rcRtO+j7+mIY6 HOZIx6spu7rrz3uzowrLkxYmBkokHIi7lqf/jhHdGYmvcTKfm4pKhJ2AN0e8njG6JcgJ DH9dGWJbBarSVNnHYaEoLw903mzrasXAA13jQZ4khxiSvXzqAytuby7cHc9OtdD5z5lh SaAX0duDzEhNI5MOimAhbp94hqUs9mBdKPy1n8yyc/RHr/UXFCLQFXo9Hua87YNHg67P eIVg== X-Gm-Message-State: AOJu0YwA8ju0RNbJykb/jFB5cxz6g1NlfOgyWx5sz7swxZFNmERVEmTg 2NWeuDeKdXxwlA+zVNuSRE8eI0V/j7U4bmBtX24= X-Received: by 2002:a17:906:ef90:b0:9ad:786d:72ae with SMTP id ze16-20020a170906ef9000b009ad786d72aemr11896517ejb.75.1696871692385; Mon, 09 Oct 2023 10:14:52 -0700 (PDT) Received: from m1x-phil.lan (thr44-h01-176-170-217-185.dsl.sta.abo.bbox.fr. [176.170.217.185]) by smtp.gmail.com with ESMTPSA id ks8-20020a170906f84800b00982a92a849asm6984634ejb.91.2023.10.09.10.14.50 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Mon, 09 Oct 2023 10:14:52 -0700 (PDT) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: =?utf-8?q?Herv=C3=A9_Poussineau?= , =?utf-8?q?Phil?= =?utf-8?q?ippe_Mathieu-Daud=C3=A9?= , =?utf-8?q?Alex_Ben?= =?utf-8?q?n=C3=A9e?= , Aleksandar Rikalo , Aurelien Jarno , Jiaxun Yang , Richard Henderson , Huacai Chen Subject: [PATCH 1/3] hw/mips: Merge 'hw/mips/cpudevs.h' with 'target/mips/cpu.h' Date: Mon, 9 Oct 2023 19:14:41 +0200 Message-ID: <20231009171443.12145-2-philmd@linaro.org> X-Mailer: git-send-email 2.41.0 In-Reply-To: <20231009171443.12145-1-philmd@linaro.org> References: <20231009171443.12145-1-philmd@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::62f; envelope-from=philmd@linaro.org; helo=mail-ej1-x62f.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org "hw/mips/cpudevs.h" contains declarations which are specific to the MIPS architecture; it doesn't make sense for these to be called from a non-MIPS architecture. Move the declarations to "target/mips/cpu.h". Signed-off-by: Philippe Mathieu-Daudé --- include/hw/mips/cpudevs.h | 14 -------------- target/mips/cpu.h | 4 +++- hw/mips/cps.c | 1 - hw/mips/fuloong2e.c | 1 - hw/mips/jazz.c | 1 - hw/mips/loongson3_virt.c | 1 - hw/mips/malta.c | 1 - hw/mips/mips_int.c | 1 - hw/mips/mipssim.c | 1 - target/mips/sysemu/cp0_timer.c | 1 - target/mips/tcg/sysemu/tlb_helper.c | 1 - 11 files changed, 3 insertions(+), 24 deletions(-) delete mode 100644 include/hw/mips/cpudevs.h diff --git a/include/hw/mips/cpudevs.h b/include/hw/mips/cpudevs.h deleted file mode 100644 index f7c9728fa9..0000000000 --- a/include/hw/mips/cpudevs.h +++ /dev/null @@ -1,14 +0,0 @@ -#ifndef HW_MIPS_CPUDEVS_H -#define HW_MIPS_CPUDEVS_H - -#include "target/mips/cpu-qom.h" - -/* Definitions for MIPS CPU internal devices. */ - -/* mips_int.c */ -void cpu_mips_irq_init_cpu(MIPSCPU *cpu); - -/* mips_timer.c */ -void cpu_mips_clock_init(MIPSCPU *cpu); - -#endif diff --git a/target/mips/cpu.h b/target/mips/cpu.h index 67f8e8b988..fb44defc93 100644 --- a/target/mips/cpu.h +++ b/target/mips/cpu.h @@ -1345,8 +1345,10 @@ uint64_t cpu_mips_phys_to_kseg1(void *opaque, uint64_t addr); #if !defined(CONFIG_USER_ONLY) -/* mips_int.c */ +/* HW declaration specific to the MIPS target */ void cpu_mips_soft_irq(CPUMIPSState *env, int irq, int level); +void cpu_mips_irq_init_cpu(MIPSCPU *cpu); +void cpu_mips_clock_init(MIPSCPU *cpu); /* mips_itu.c */ void itc_reconfigure(struct MIPSITUState *tag); diff --git a/hw/mips/cps.c b/hw/mips/cps.c index 2b5269ebf1..b6612c1762 100644 --- a/hw/mips/cps.c +++ b/hw/mips/cps.c @@ -24,7 +24,6 @@ #include "hw/mips/mips.h" #include "hw/qdev-clock.h" #include "hw/qdev-properties.h" -#include "hw/mips/cpudevs.h" #include "sysemu/kvm.h" #include "sysemu/reset.h" diff --git a/hw/mips/fuloong2e.c b/hw/mips/fuloong2e.c index c6109633fe..97b2c8ed8e 100644 --- a/hw/mips/fuloong2e.c +++ b/hw/mips/fuloong2e.c @@ -30,7 +30,6 @@ #include "hw/block/flash.h" #include "hw/mips/mips.h" #include "hw/mips/bootloader.h" -#include "hw/mips/cpudevs.h" #include "hw/pci/pci.h" #include "hw/loader.h" #include "hw/ide/pci.h" diff --git a/hw/mips/jazz.c b/hw/mips/jazz.c index c32d2b0b0a..86dfe05ea8 100644 --- a/hw/mips/jazz.c +++ b/hw/mips/jazz.c @@ -26,7 +26,6 @@ #include "qemu/datadir.h" #include "hw/clock.h" #include "hw/mips/mips.h" -#include "hw/mips/cpudevs.h" #include "hw/intc/i8259.h" #include "hw/dma/i8257.h" #include "hw/char/serial.h" diff --git a/hw/mips/loongson3_virt.c b/hw/mips/loongson3_virt.c index b74b358874..33eae01eca 100644 --- a/hw/mips/loongson3_virt.c +++ b/hw/mips/loongson3_virt.c @@ -32,7 +32,6 @@ #include "hw/char/serial.h" #include "hw/intc/loongson_liointc.h" #include "hw/mips/mips.h" -#include "hw/mips/cpudevs.h" #include "hw/mips/fw_cfg.h" #include "hw/mips/loongson3_bootp.h" #include "hw/misc/unimp.h" diff --git a/hw/mips/malta.c b/hw/mips/malta.c index dac27fad9d..b0110c4da6 100644 --- a/hw/mips/malta.c +++ b/hw/mips/malta.c @@ -37,7 +37,6 @@ #include "hw/block/flash.h" #include "hw/mips/mips.h" #include "hw/mips/bootloader.h" -#include "hw/mips/cpudevs.h" #include "hw/pci/pci.h" #include "hw/pci/pci_bus.h" #include "qemu/log.h" diff --git a/hw/mips/mips_int.c b/hw/mips/mips_int.c index 73437cd90f..6c32e466a3 100644 --- a/hw/mips/mips_int.c +++ b/hw/mips/mips_int.c @@ -23,7 +23,6 @@ #include "qemu/osdep.h" #include "qemu/main-loop.h" #include "hw/irq.h" -#include "hw/mips/cpudevs.h" #include "sysemu/kvm.h" #include "kvm_mips.h" diff --git a/hw/mips/mipssim.c b/hw/mips/mipssim.c index 2f951f7fc6..4f743f37eb 100644 --- a/hw/mips/mipssim.c +++ b/hw/mips/mipssim.c @@ -30,7 +30,6 @@ #include "qemu/datadir.h" #include "hw/clock.h" #include "hw/mips/mips.h" -#include "hw/mips/cpudevs.h" #include "hw/char/serial.h" #include "hw/isa/isa.h" #include "net/net.h" diff --git a/target/mips/sysemu/cp0_timer.c b/target/mips/sysemu/cp0_timer.c index 9d2bcb0dea..62de502caa 100644 --- a/target/mips/sysemu/cp0_timer.c +++ b/target/mips/sysemu/cp0_timer.c @@ -22,7 +22,6 @@ #include "qemu/osdep.h" #include "hw/irq.h" -#include "hw/mips/cpudevs.h" #include "qemu/timer.h" #include "sysemu/kvm.h" #include "internal.h" diff --git a/target/mips/tcg/sysemu/tlb_helper.c b/target/mips/tcg/sysemu/tlb_helper.c index 7dbc2e24c4..4ede904800 100644 --- a/target/mips/tcg/sysemu/tlb_helper.c +++ b/target/mips/tcg/sysemu/tlb_helper.c @@ -24,7 +24,6 @@ #include "exec/exec-all.h" #include "exec/cpu_ldst.h" #include "exec/log.h" -#include "hw/mips/cpudevs.h" #include "exec/helper-proto.h" /* TLB management */