From patchwork Sat Sep 16 03:29:53 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 723571 Delivered-To: patch@linaro.org Received: by 2002:adf:f0d1:0:b0:31d:da82:a3b4 with SMTP id x17csp710307wro; Fri, 15 Sep 2023 20:38:28 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHyHbQU9Ws/QeNHCAFaMpUxjC6oVPKrXz1g4OfiCt2raMhD4mI2JLOycDWopAY4jLjfL0i1 X-Received: by 2002:a0c:8c04:0:b0:655:e889:c586 with SMTP id n4-20020a0c8c04000000b00655e889c586mr3275868qvb.27.1694835508723; Fri, 15 Sep 2023 20:38:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1694835508; cv=none; d=google.com; s=arc-20160816; b=09PXEGmKPD6RQOdSaCwqAV8QXLfJbyqXequV1jseJKDHBan6OUjIOFWVKXlq/34jzg uUiJuKwC0QBczbD7dYpRbshpTwnF/MUpNqnY+QtEWmHCLyM+KnL/dGEJaq8NO4Ae8kEF AZcRlFd8LJZGup9xVltMF8zLCd5OY9o/UqBX49WJhLVuCknqvvl6bUlshguU7XYhloYs 9vERYrE4kJMUXn51Co+8PMwpYaXI+z0uuFPZqowVClaXumrAEDUYDU4T6fzgqbaBrVF3 2OQgv4tH/7njcBYvaNNXjBsV6gn4pGgt5O7pMN1/khge95IA8csnj9GtnBb3Obq2saKq QXbA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=Z2Utmh9tp4nprvSBEhRkq9d6a8zzi27k2av1/3DQHe0=; fh=XdZcuDF0lIDVBff2CYkB4/gQzRNs362lYRoE1KF8IAU=; b=yH4oXU5mUnNHZJONxIvPhJRjirU2ORCPcCR+RPz+CDRcccygiB5RGjkpUXwNgF/GQb T/e50ut5Cbr73gRVZ48tI+9pqtQxmeYGTGp/b2n9UrDQO96tNWBhIqZd1SOxkaxeIYXI ve6zzFp6P6DYd8xb0uUaEk+2WQZ6sO2noLTtpDWkXxpBEIcfC6t98szKmQfUK69j3YAu zi2PZJ+HvdsJaAkwyzH/YpngeomJbMAwXEEipmHeQxkCks7s/MGC8gPx3yx+VYxDKv2b 4dxAvXJbjijUt2Z/yTlMK7VRcx3gSYooQkU3Hvv7AEbSiuDaHT3okQGDCI1R7bdo94Cx LSGA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="DoUD0/0a"; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id y1-20020a0cf141000000b00649089daebasi2869077qvl.237.2023.09.15.20.38.28 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Fri, 15 Sep 2023 20:38:28 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="DoUD0/0a"; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1qhM0z-00061I-FO; Fri, 15 Sep 2023 23:30:37 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1qhM0y-00060B-7V for qemu-devel@nongnu.org; Fri, 15 Sep 2023 23:30:36 -0400 Received: from mail-oi1-x235.google.com ([2607:f8b0:4864:20::235]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1qhM0w-000838-7Z for qemu-devel@nongnu.org; Fri, 15 Sep 2023 23:30:35 -0400 Received: by mail-oi1-x235.google.com with SMTP id 5614622812f47-3ab2436b57dso1718111b6e.0 for ; Fri, 15 Sep 2023 20:30:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1694835033; x=1695439833; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Z2Utmh9tp4nprvSBEhRkq9d6a8zzi27k2av1/3DQHe0=; b=DoUD0/0aZEpJbv77UOtiYK1daQywvQyrqVqVVvWoRL/uRudmtAcsii31SHYBL4g5xY LmPDsr0WXdc3mvCqZmXHK/cGVPMI2MPhXQt/5k6OturjGXUILlTea1fiPd+GKy/aIZRC PuInqwT1BaXBofad6Hf0oC+bwGvdRMBTdM0S4BfAVZ2E+ZMRsfeWx0/JWCizf4mCP8AB AsaEO384zr0zQNANeCAxf7KPRT9oE6ku33o542GsNlZN4zat+W+E6gVm3ZQ2GO2n6sYg 2zP9gn1Q5H+hcJqUb+A1ckJoMwy5KXAuODfIWFpfESIVAYtCfr/z04sX0QtOzK5tYNkl HcDA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1694835033; x=1695439833; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Z2Utmh9tp4nprvSBEhRkq9d6a8zzi27k2av1/3DQHe0=; b=nAAGdlz584UmMoErYHK87fmdhJv+t35a75u/WI6thweYkm5b1X4I9Cs3w60hd0fg1a UtNplryfBqmi8HNbxFcL/4pc5zxZ07xEkjhy1PFSBinxF1OcRNd6Ytdx76GNfUNjW85e ILv9DgAO9NRNt6dHyFS9Wyig3JUVCeG3BIsV3imirb8GkTGSgSzfhE9K4WdaAIpy+fCU FcG7rM8edKQgscIKXqIziEZcm4yJR92WJRkzLgAjHZvxdUpceR13A9KbuZ6DEPu1mk8n TkcFioNJKSzw6K1zH1VmTIw43N5SZcZrmUmrgli1Yt/P/dEA4yVj5R6jnyM6bXE1Z1uW U2mg== X-Gm-Message-State: AOJu0YxhmxZRZIm1aJs6e/j6oAdv/kMMvTo+sWNSo9wOVTnZ9mc4+myG GhEQhOlkzoNd1anjtdw2x7I7rv9A26/GZVPObck= X-Received: by 2002:a05:6808:352:b0:3a8:6733:d434 with SMTP id j18-20020a056808035200b003a86733d434mr3935851oie.47.1694835032845; Fri, 15 Sep 2023 20:30:32 -0700 (PDT) Received: from stoup.. ([71.212.131.115]) by smtp.gmail.com with ESMTPSA id j26-20020aa783da000000b00687a4b70d1esm3577320pfn.218.2023.09.15.20.30.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 15 Sep 2023 20:30:32 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: Jiajie Chen Subject: [PULL 21/39] tcg/loongarch64: Implement 128-bit load & store Date: Fri, 15 Sep 2023 20:29:53 -0700 Message-Id: <20230916033011.479144-22-richard.henderson@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230916033011.479144-1-richard.henderson@linaro.org> References: <20230916033011.479144-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::235; envelope-from=richard.henderson@linaro.org; helo=mail-oi1-x235.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org From: Jiajie Chen If LSX is available, use LSX instructions to implement 128-bit load & store when MO_128 is required, otherwise use two 64-bit loads & stores. Signed-off-by: Jiajie Chen Message-Id: <20230908022302.180442-17-c@jia.je> Reviewed-by: Richard Henderson Signed-off-by: Richard Henderson --- tcg/loongarch64/tcg-target-con-set.h | 2 + tcg/loongarch64/tcg-target.h | 2 +- tcg/loongarch64/tcg-target.c.inc | 63 ++++++++++++++++++++++++++++ 3 files changed, 66 insertions(+), 1 deletion(-) diff --git a/tcg/loongarch64/tcg-target-con-set.h b/tcg/loongarch64/tcg-target-con-set.h index 914572d21b..77d62e38e7 100644 --- a/tcg/loongarch64/tcg-target-con-set.h +++ b/tcg/loongarch64/tcg-target-con-set.h @@ -18,6 +18,7 @@ C_O0_I1(r) C_O0_I2(rZ, r) C_O0_I2(rZ, rZ) C_O0_I2(w, r) +C_O0_I3(r, r, r) C_O1_I1(r, r) C_O1_I1(w, r) C_O1_I1(w, w) @@ -37,3 +38,4 @@ C_O1_I2(w, w, wM) C_O1_I2(w, w, wA) C_O1_I3(w, w, w, w) C_O1_I4(r, rZ, rJ, rZ, rZ) +C_O2_I1(r, r, r) diff --git a/tcg/loongarch64/tcg-target.h b/tcg/loongarch64/tcg-target.h index 67b0a95532..03017672f6 100644 --- a/tcg/loongarch64/tcg-target.h +++ b/tcg/loongarch64/tcg-target.h @@ -171,7 +171,7 @@ extern bool use_lsx_instructions; #define TCG_TARGET_HAS_muluh_i64 1 #define TCG_TARGET_HAS_mulsh_i64 1 -#define TCG_TARGET_HAS_qemu_ldst_i128 0 +#define TCG_TARGET_HAS_qemu_ldst_i128 use_lsx_instructions #define TCG_TARGET_HAS_v64 0 #define TCG_TARGET_HAS_v128 use_lsx_instructions diff --git a/tcg/loongarch64/tcg-target.c.inc b/tcg/loongarch64/tcg-target.c.inc index 82901d678a..44682101fc 100644 --- a/tcg/loongarch64/tcg-target.c.inc +++ b/tcg/loongarch64/tcg-target.c.inc @@ -1081,6 +1081,52 @@ static void tcg_out_qemu_st(TCGContext *s, TCGReg data_reg, TCGReg addr_reg, } } +static void tcg_out_qemu_ldst_i128(TCGContext *s, TCGReg data_lo, TCGReg data_hi, + TCGReg addr_reg, MemOpIdx oi, bool is_ld) +{ + TCGLabelQemuLdst *ldst; + HostAddress h; + + ldst = prepare_host_addr(s, &h, addr_reg, oi, is_ld); + + if (h.aa.atom == MO_128) { + /* + * Use VLDX/VSTX when 128-bit atomicity is required. + * If address is aligned to 16-bytes, the 128-bit load/store is atomic. + */ + if (is_ld) { + tcg_out_opc_vldx(s, TCG_VEC_TMP0, h.base, h.index); + tcg_out_opc_vpickve2gr_d(s, data_lo, TCG_VEC_TMP0, 0); + tcg_out_opc_vpickve2gr_d(s, data_hi, TCG_VEC_TMP0, 1); + } else { + tcg_out_opc_vinsgr2vr_d(s, TCG_VEC_TMP0, data_lo, 0); + tcg_out_opc_vinsgr2vr_d(s, TCG_VEC_TMP0, data_hi, 1); + tcg_out_opc_vstx(s, TCG_VEC_TMP0, h.base, h.index); + } + } else { + /* Otherwise use a pair of LD/ST. */ + TCGReg base = h.base; + if (h.index != TCG_REG_ZERO) { + base = TCG_REG_TMP0; + tcg_out_opc_add_d(s, base, h.base, h.index); + } + if (is_ld) { + tcg_out_opc_ld_d(s, data_lo, base, 0); + tcg_out_opc_ld_d(s, data_hi, base, 8); + } else { + tcg_out_opc_st_d(s, data_lo, base, 0); + tcg_out_opc_st_d(s, data_hi, base, 8); + } + } + + if (ldst) { + ldst->type = TCG_TYPE_I128; + ldst->datalo_reg = data_lo; + ldst->datahi_reg = data_hi; + ldst->raddr = tcg_splitwx_to_rx(s->code_ptr); + } +} + /* * Entry-points */ @@ -1145,6 +1191,7 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, TCGArg a0 = args[0]; TCGArg a1 = args[1]; TCGArg a2 = args[2]; + TCGArg a3 = args[3]; int c2 = const_args[2]; switch (opc) { @@ -1507,6 +1554,10 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, case INDEX_op_qemu_ld_a64_i64: tcg_out_qemu_ld(s, a0, a1, a2, TCG_TYPE_I64); break; + case INDEX_op_qemu_ld_a32_i128: + case INDEX_op_qemu_ld_a64_i128: + tcg_out_qemu_ldst_i128(s, a0, a1, a2, a3, true); + break; case INDEX_op_qemu_st_a32_i32: case INDEX_op_qemu_st_a64_i32: tcg_out_qemu_st(s, a0, a1, a2, TCG_TYPE_I32); @@ -1515,6 +1566,10 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc, case INDEX_op_qemu_st_a64_i64: tcg_out_qemu_st(s, a0, a1, a2, TCG_TYPE_I64); break; + case INDEX_op_qemu_st_a32_i128: + case INDEX_op_qemu_st_a64_i128: + tcg_out_qemu_ldst_i128(s, a0, a1, a2, a3, false); + break; case INDEX_op_mov_i32: /* Always emitted via tcg_out_mov. */ case INDEX_op_mov_i64: @@ -1996,6 +2051,14 @@ static TCGConstraintSetIndex tcg_target_op_def(TCGOpcode op) case INDEX_op_qemu_st_a64_i64: return C_O0_I2(rZ, r); + case INDEX_op_qemu_ld_a32_i128: + case INDEX_op_qemu_ld_a64_i128: + return C_O2_I1(r, r, r); + + case INDEX_op_qemu_st_a32_i128: + case INDEX_op_qemu_st_a64_i128: + return C_O0_I3(r, r, r); + case INDEX_op_brcond_i32: case INDEX_op_brcond_i64: return C_O0_I2(rZ, rZ);