From patchwork Thu Aug 31 12:56:04 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 718983 Delivered-To: patch@linaro.org Received: by 2002:adf:e5c2:0:b0:31d:da82:a3b4 with SMTP id a2csp455598wrn; Thu, 31 Aug 2023 06:01:46 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHncU1lB3rDK7WAVqmJtWW/jW/GqbjbgMWbC1ffybIs3raOdQecPX58bpG9dYD6zmbTKN4A X-Received: by 2002:a05:6214:21ce:b0:64f:72cc:4bca with SMTP id d14-20020a05621421ce00b0064f72cc4bcamr4121807qvh.47.1693486905677; Thu, 31 Aug 2023 06:01:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1693486905; cv=none; d=google.com; s=arc-20160816; b=HTdx8b/D03eIdfJ9E0CPP802r2MSHeKhF8bqfioDKj32HXNJ4gBTrUnEgeJOZRcfXB wHBr5SET1XyARjtx1B30PhNGzUDJaw2WYBJBsuiD8O2pmMKnSw+JPVvJnczkmlwibYRO 4ykcHRRH9vVnmQLhJyUT7z0kvytZOzLBXUBVOcp8jvGnpQ+uRM6ZGeoJ8C6nOWfkzAzq XJ63sOSGCxq00lOHghJ8gAktSgABAphkcGqqZtHl+LbJkguSLz76lcdwbmO8W/uFUuIa 5MaTd8P2GjLwN965tFcGI7tuEwlSc6di5LxSv8jjPcl9bYbjrcdN8dmJz6hs/h7bEHtN nXmw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=uyAFkv08soXTPpT+cRfZCYJSEeJIQENRamQ8RwwrU9I=; fh=Hk+asnoAIE/cJ1B7Fk+B6dLh/nhza2YRAoue5tchXI0=; b=iduHBVkY9rfAq4xm+FpZFml8sBP1Fbr5buMhjMyDWCnc7t1sg/rDfnowHRkjJrmyLt z8Nycl+0wVExqkcl2zcki3sdIANXZVJNmbUujlF1QgcSyjjzYeW6/hvGQK/cOXd/VfuI tHIHw2HdWKHG4TgJOfVn+16jvMWSnHU4vitMT2GEJ5cP53MvZcLK7ySUscCaUltt/+fh eB1ZHoYfpLUmgif98TpNzOU/ueOeQKfDHxdOYfy7aSddEdRua72Uw9h+M/+mpXWQziNU o8jdg5Yk9QILnhan6Cs9UPvXFxOn7Xf1xGBrYTX+yG/Bz+5oExXODZGf4Ra9yGGJOAdX pW6g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rAysmBZd; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id k4-20020a0cf284000000b0064f518dac87si813498qvl.319.2023.08.31.06.01.45 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Thu, 31 Aug 2023 06:01:45 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rAysmBZd; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1qbhEi-0002TI-Dr; Thu, 31 Aug 2023 08:57:24 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1qbhEW-0002KG-6A for qemu-devel@nongnu.org; Thu, 31 Aug 2023 08:57:12 -0400 Received: from mail-wr1-x42e.google.com ([2a00:1450:4864:20::42e]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1qbhEM-00056R-OE for qemu-devel@nongnu.org; Thu, 31 Aug 2023 08:57:11 -0400 Received: by mail-wr1-x42e.google.com with SMTP id ffacd0b85a97d-31dca134c83so607568f8f.3 for ; Thu, 31 Aug 2023 05:57:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1693486621; x=1694091421; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=uyAFkv08soXTPpT+cRfZCYJSEeJIQENRamQ8RwwrU9I=; b=rAysmBZdVavMJmO3SDObVitmXhOMr5spuDx5NdFePMcSfZ2ENKdde+1dxsEfnfrwNu xN0lR14Sol5DxBvGret5TKFwx/iDOFuux/TZpxUo8WeLH8J/kygBjx18KM6lz4GIsQlN uAIEpLVMBfo9JjiegY0zk36fZrgio5lfp6iGRkvMvveKsa8KfSG8yHI2+orKV3EbV7KD cG67KBlWVsYPcLLdEMt1lQfTl4QYQehLfj6m+cUBFIjJGXFUqksUZ9tzulmPK5Ric/9s C1ITa/o/Safxb36MUOSDs22jHwrPyW+NCEEkizW40PcZkNwLy3Q80yw/C8HAbn84SaiV 1S3g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1693486621; x=1694091421; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=uyAFkv08soXTPpT+cRfZCYJSEeJIQENRamQ8RwwrU9I=; b=QYZoevAe0SNJIgiTpZlqsKZxqcc9Io1oqrMEo179RKHEWOnOwmaWEj0iQfSHM/xr/G S1Repq1P5g2//JHDPPyGl7S7NMnX6AOTRRStMmmszLsus9DpCLVirgF0U/HxMNv7MHVD TKvzGzcbjQDizYIDw1bHnEcQ+G6svKa0BINKEYYSnYegt3m7qUdaVM5sTMpW1KCEnM2P iiuNVDLFtjrddpxyvslOGdJjypMxr7FiqBJAoDUGoGnyXhxcUYO3G1DIA8OvHiSeZik9 zFenPDwvV5nL5obPBtkRkjnuoQHEd4KHrFqOhjZBaFuIKuULjrPyap+HHNixtYUpHB8c 3LnQ== X-Gm-Message-State: AOJu0YyUOlYM+0+frh4MXV0l4NLwpoO8iJJbL2f9aCzeghltGYapg+F1 pRcWD0DvmCGbpjzSO5cOTcGHRremO/auO+O1kF4= X-Received: by 2002:a5d:40cf:0:b0:314:1b4d:bb27 with SMTP id b15-20020a5d40cf000000b003141b4dbb27mr4035422wrq.64.1693486620800; Thu, 31 Aug 2023 05:57:00 -0700 (PDT) Received: from m1x-phil.lan ([176.187.199.245]) by smtp.gmail.com with ESMTPSA id s16-20020adfecd0000000b0030ada01ca78sm2172105wro.10.2023.08.31.05.56.59 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Thu, 31 Aug 2023 05:57:00 -0700 (PDT) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org, qemu-s390x@nongnu.org, qemu-ppc@nongnu.org, qemu-riscv@nongnu.org, qemu-block@nongnu.org, Michael Tokarev , =?utf-8?q?Alex_Benn=C3=A9e?= , =?utf-8?q?Philippe_M?= =?utf-8?q?athieu-Daud=C3=A9?= , Richard Henderson , Paolo Bonzini , Alexandre Iooss , Mahmoud Mandour , Riku Voipio , Laurent Vivier , Peter Xu , David Hildenbrand Subject: [PULL 02/41] accel/tcg: spelling fixes Date: Thu, 31 Aug 2023 14:56:04 +0200 Message-ID: <20230831125646.67855-3-philmd@linaro.org> X-Mailer: git-send-email 2.41.0 In-Reply-To: <20230831125646.67855-1-philmd@linaro.org> References: <20230831125646.67855-1-philmd@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::42e; envelope-from=philmd@linaro.org; helo=mail-wr1-x42e.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org From: Michael Tokarev Signed-off-by: Michael Tokarev Message-ID: <20230823065335.1919380-18-mjt@tls.msk.ru> Reviewed-by: Alex Bennée Message-ID: <20230823065335.1919380-19-mjt@tls.msk.ru> Signed-off-by: Philippe Mathieu-Daudé --- include/hw/core/tcg-cpu-ops.h | 2 +- include/tcg/helper-info.h | 2 +- include/tcg/tcg.h | 4 ++-- include/user/safe-syscall.h | 2 +- accel/tcg/tb-maint.c | 2 +- contrib/plugins/cache.c | 2 +- contrib/plugins/lockstep.c | 2 +- linux-user/flatload.c | 2 +- linux-user/syscall.c | 4 ++-- semihosting/config.c | 2 +- semihosting/syscalls.c | 4 ++-- softmmu/icount.c | 2 +- softmmu/ioport.c | 2 +- 13 files changed, 16 insertions(+), 16 deletions(-) diff --git a/include/hw/core/tcg-cpu-ops.h b/include/hw/core/tcg-cpu-ops.h index 3e8b1b737a..479713a36e 100644 --- a/include/hw/core/tcg-cpu-ops.h +++ b/include/hw/core/tcg-cpu-ops.h @@ -14,7 +14,7 @@ struct TCGCPUOps { /** - * @initialize: Initalize TCG state + * @initialize: Initialize TCG state * * Called when the first CPU is realized. */ diff --git a/include/tcg/helper-info.h b/include/tcg/helper-info.h index 4b6c9b43e8..7c27d6164a 100644 --- a/include/tcg/helper-info.h +++ b/include/tcg/helper-info.h @@ -1,5 +1,5 @@ /* - * TCG Helper Infomation Structure + * TCG Helper Information Structure * * Copyright (c) 2023 Linaro Ltd * diff --git a/include/tcg/tcg.h b/include/tcg/tcg.h index 61d7c81b44..c9c6d770d0 100644 --- a/include/tcg/tcg.h +++ b/include/tcg/tcg.h @@ -879,7 +879,7 @@ enum { /* Instruction operands are 64-bits (otherwise 32-bits). */ TCG_OPF_64BIT = 0x10, /* Instruction is optional and not implemented by the host, or insn - is generic and should not be implemened by the host. */ + is generic and should not be implemented by the host. */ TCG_OPF_NOT_PRESENT = 0x20, /* Instruction operands are vectors. */ TCG_OPF_VECTOR = 0x40, @@ -1123,7 +1123,7 @@ static inline int tcg_can_emit_vec_op(TCGOpcode o, TCGType t, unsigned ve) /* Expand the tuple (opc, type, vece) on the given arguments. */ void tcg_expand_vec_op(TCGOpcode, TCGType, unsigned, TCGArg, ...); -/* Replicate a constant C accoring to the log2 of the element size. */ +/* Replicate a constant C according to the log2 of the element size. */ uint64_t dup_const(unsigned vece, uint64_t c); #define dup_const(VECE, C) \ diff --git a/include/user/safe-syscall.h b/include/user/safe-syscall.h index ddceef12e2..195cedac04 100644 --- a/include/user/safe-syscall.h +++ b/include/user/safe-syscall.h @@ -91,7 +91,7 @@ * * The basic setup is that we make the host syscall via a known * section of host native assembly. If a signal occurs, our signal - * handler checks the interrupted host PC against the addresse of that + * handler checks the interrupted host PC against the address of that * known section. If the PC is before or at the address of the syscall * instruction then we change the PC to point at a "return * -QEMU_ERESTARTSYS" code path instead, and then exit the signal handler diff --git a/accel/tcg/tb-maint.c b/accel/tcg/tb-maint.c index c406b2f7b7..32ae8af61c 100644 --- a/accel/tcg/tb-maint.c +++ b/accel/tcg/tb-maint.c @@ -1,5 +1,5 @@ /* - * Translation Block Maintaince + * Translation Block Maintenance * * Copyright (c) 2003 Fabrice Bellard * diff --git a/contrib/plugins/cache.c b/contrib/plugins/cache.c index 5036213f1b..dea4a56c8d 100644 --- a/contrib/plugins/cache.c +++ b/contrib/plugins/cache.c @@ -350,7 +350,7 @@ static int in_cache(Cache *cache, uint64_t addr) * @cache: The cache under simulation * @addr: The address of the requested memory location * - * Returns true if the requsted data is hit in the cache and false when missed. + * Returns true if the requested data is hit in the cache and false when missed. * The cache is updated on miss for the next access. */ static bool access_cache(Cache *cache, uint64_t addr) diff --git a/contrib/plugins/lockstep.c b/contrib/plugins/lockstep.c index 3614c3564c..850f7b2941 100644 --- a/contrib/plugins/lockstep.c +++ b/contrib/plugins/lockstep.c @@ -108,7 +108,7 @@ static void report_divergance(ExecState *us, ExecState *them) /* * If we have diverged before did we get back on track or are we - * totally loosing it? + * totally losing it? */ if (divergence_log) { DivergeState *last = (DivergeState *) divergence_log->data; diff --git a/linux-user/flatload.c b/linux-user/flatload.c index 8f5e9f489b..4331a11bf0 100644 --- a/linux-user/flatload.c +++ b/linux-user/flatload.c @@ -780,7 +780,7 @@ int load_flt_binary(struct linux_binprm *bprm, struct image_info *info) /* Enforce final stack alignment of 16 bytes. This is sufficient for all current targets, and excess alignment is harmless. */ stack_len = bprm->envc + bprm->argc + 2; - stack_len += flat_argvp_envp_on_stack() ? 2 : 0; /* arvg, argp */ + stack_len += flat_argvp_envp_on_stack() ? 2 : 0; /* argv, argp */ stack_len += 1; /* argc */ stack_len *= sizeof(abi_ulong); sp -= (sp - stack_len) & 15; diff --git a/linux-user/syscall.c b/linux-user/syscall.c index 9353268cc1..7ccd3affbe 100644 --- a/linux-user/syscall.c +++ b/linux-user/syscall.c @@ -1809,7 +1809,7 @@ static inline abi_long target_to_host_cmsg(struct msghdr *msgh, uint32_t *dst = (uint32_t *)data; memcpy(dst, target_data, len); - /* fix endianess of first 32-bit word */ + /* fix endianness of first 32-bit word */ if (len >= sizeof(uint32_t)) { *dst = tswap32(*dst); } @@ -2920,7 +2920,7 @@ get_timeout: unlock_user(results, optval_addr, 0); return ret; } - /* swap host endianess to target endianess. */ + /* swap host endianness to target endianness. */ for (i = 0; i < (len / sizeof(uint32_t)); i++) { results[i] = tswap32(results[i]); } diff --git a/semihosting/config.c b/semihosting/config.c index 89a1759687..8ca569735d 100644 --- a/semihosting/config.c +++ b/semihosting/config.c @@ -8,7 +8,7 @@ * targets that support it. Architecture specific handling is handled * in target/HW/HW-semi.c * - * Semihosting is sightly strange in that it is also supported by some + * Semihosting is slightly strange in that it is also supported by some * linux-user targets. However in that use case no configuration of * the outputs and command lines is supported. * diff --git a/semihosting/syscalls.c b/semihosting/syscalls.c index 68899ebb1c..d27574a1e2 100644 --- a/semihosting/syscalls.c +++ b/semihosting/syscalls.c @@ -720,7 +720,7 @@ void semihost_sys_read_gf(CPUState *cs, gdb_syscall_complete_cb complete, GuestFD *gf, target_ulong buf, target_ulong len) { /* - * Bound length for 64-bit guests on 32-bit hosts, not overlowing ssize_t. + * Bound length for 64-bit guests on 32-bit hosts, not overflowing ssize_t. * Note the Linux kernel does this with MAX_RW_COUNT, so it's not a bad * idea to do this unconditionally. */ @@ -761,7 +761,7 @@ void semihost_sys_write_gf(CPUState *cs, gdb_syscall_complete_cb complete, GuestFD *gf, target_ulong buf, target_ulong len) { /* - * Bound length for 64-bit guests on 32-bit hosts, not overlowing ssize_t. + * Bound length for 64-bit guests on 32-bit hosts, not overflowing ssize_t. * Note the Linux kernel does this with MAX_RW_COUNT, so it's not a bad * idea to do this unconditionally. */ diff --git a/softmmu/icount.c b/softmmu/icount.c index a5cef9c60a..144e24829c 100644 --- a/softmmu/icount.c +++ b/softmmu/icount.c @@ -325,7 +325,7 @@ void icount_start_warp_timer(void) * vCPU is sleeping and warp can't be started. * It is probably a race condition: notification sent * to vCPU was processed in advance and vCPU went to sleep. - * Therefore we have to wake it up for doing someting. + * Therefore we have to wake it up for doing something. */ if (replay_has_event()) { qemu_clock_notify(QEMU_CLOCK_VIRTUAL); diff --git a/softmmu/ioport.c b/softmmu/ioport.c index b66e0a5a8e..1824aa808c 100644 --- a/softmmu/ioport.c +++ b/softmmu/ioport.c @@ -22,7 +22,7 @@ * THE SOFTWARE. */ /* - * splitted out ioport related stuffs from vl.c. + * split out ioport related stuffs from vl.c. */ #include "qemu/osdep.h"