From patchwork Wed May 31 20:35:48 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 687309 Delivered-To: patch@linaro.org Received: by 2002:a5d:4d8a:0:0:0:0:0 with SMTP id b10csp1459701wru; Wed, 31 May 2023 13:38:22 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ54khgZZ9Jpb5/bXE4iJbUZlJdYiPNUDBUA9hc9Dfb8suIe9MYNvAZcfEq0S7gpJz9ekUoY X-Received: by 2002:ad4:5d46:0:b0:621:363c:ea9f with SMTP id jk6-20020ad45d46000000b00621363cea9fmr10375852qvb.19.1685565501811; Wed, 31 May 2023 13:38:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685565501; cv=none; d=google.com; s=arc-20160816; b=Vc2ZsuL43uzFP21EHqQlD1aTmcLMEZfO9dWK0xm4aBwFgaqjGugtQm/jiGW60ee/Yq WU4FcOz2haWsnOQizL1CYcZu8QnZzhWh6b51Yfp8RiiFIei+xZfMrOwkHifQGU8LG4VQ jJavijHtwf3gfmEGPaX7W96xYEZciPfUfp0Ts8LTV6qfuVgEcp+dX5ue2HvKh9SMStgZ zP1DAlFp8MbA6AEpZOpb9y1mtIuuXXGw4kesUnxW4lneLDSylmIOW/19IlA7rYlm4gH2 f8oJ1RKKT6PRopGykfvhOiMtjnjQYc/JjN5nu5G63T0eBOx+GHHNGzvqTsfaxbOFRNU+ qvNA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=RDY2GDiaOE1sTafU5g56yTJAkbGCsjHJ/M+/hUiSBu4=; b=Hb1f+snQA4qHZ2uEuMJvAeAzO0+ihDdeohaXKgngZ6D4Fm+AmiBilGLYVQyEiERkXT EdRZVxoFaiFIcXPzUk5c8ReQH844NCDW9GrDt2Sfjcmiau6VFLvwHBHCCi87IXw1Qxfz tL0cKzWSyD0P1lQMc1GKqzNiA+4wSH2YHWA40AHK6Wj4v9nq1Frh9FAhuB/YFNH0itZs 0RmEwh7yb6ybZ2psC1t0lKFw5ZtVqbxCmyfq4nDo5QjbRVl3ul6FEisPxL7Lw6pINmy4 zcRU/wb8Nf6wwI8+gq/B+WecewD91i2iSdVK6Ip0TxNmx08fC5VzPhStMBOZsGleUEIe cQvw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=IHo+kDOw; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id g3-20020a0562140ac300b006236d96c8e3si6547694qvi.348.2023.05.31.13.38.21 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Wed, 31 May 2023 13:38:21 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=IHo+kDOw; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1q4SYf-0007bh-Eh; Wed, 31 May 2023 16:36:37 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1q4SYX-0007RN-Pm for qemu-devel@nongnu.org; Wed, 31 May 2023 16:36:31 -0400 Received: from mail-wr1-x430.google.com ([2a00:1450:4864:20::430]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1q4SYU-0003Fk-Qi for qemu-devel@nongnu.org; Wed, 31 May 2023 16:36:28 -0400 Received: by mail-wr1-x430.google.com with SMTP id ffacd0b85a97d-30ae95c4e75so60860f8f.2 for ; Wed, 31 May 2023 13:36:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1685565385; x=1688157385; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=RDY2GDiaOE1sTafU5g56yTJAkbGCsjHJ/M+/hUiSBu4=; b=IHo+kDOwJImA5YiH2NVzB4/KqHBgQRPNvtS71relVd6IrNBqEwhZcpCTM5IYdaGu9W arrFrGjqPIakvJdSTa4c4A4epln8Jn4Lb5FolnwOOnrsUG8VqiGXz1LOQ74vcYf8zINa JV/Q7VBjDNBSWWbNnOIw0fiSjccy7kX4zOXolt9PlZ3/cDzUH14kpe3dXImpZu+PRXSu AatfMW2VMR3HMd2ZaXCNqf1tpDA4YrrpNrSOccZZtBfBcCw+jzowr9U8pq7dbZ1H4JW3 STbwV0nJUdIkCJKwPuP46P0OIHuai8gk+JKm0c4jecYBpAyqdawr/U4Tw9LI6bWBKxqX zsQw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1685565385; x=1688157385; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=RDY2GDiaOE1sTafU5g56yTJAkbGCsjHJ/M+/hUiSBu4=; b=aV91ZddJ3wCHZJrgsWtRjTJbU01tZmwdoG7sm6YUw5IBrlsj2F+XYqbNZBCHgYkWlI U9LrfOAnJ6PZRvJ4YObfItRgzNL7L/ts42nJredSO1q74Q5miWpaTTybxYp/dfMfKmLV BtNbPyuEMNez2UeGhOmyX9/czAgR6DaKEESnyWqk0gg9K/enspW77dLjHjA6YKv6Fmpb 8mLuOvu+pbRxoufH/uDdZo8seuEIVLWk2oECk0M2ghKfDLoxXnpyczSkyDnDOIxC+Hhh 1Dq5Tw1v4eRThtS1pRMhTBnEOJxxkO0T9JPhWYwoj/ex7ISBjxj9lNEGcfsh5qu5HuZ6 n3wA== X-Gm-Message-State: AC+VfDwOM14qZVWXnvXEz6yMj3dxojSngyx6Y5HHJkYNoIt+y3wNE0S/ SekLjh+xoNfNigWJwo4RTPqQA63tAqgAjyttl0g= X-Received: by 2002:a5d:4d46:0:b0:30a:8e83:5b1a with SMTP id a6-20020a5d4d46000000b0030a8e835b1amr242708wru.13.1685565385335; Wed, 31 May 2023 13:36:25 -0700 (PDT) Received: from localhost.localdomain ([176.176.146.12]) by smtp.gmail.com with ESMTPSA id c18-20020a5d4152000000b0030aeb3731d0sm7774189wrq.98.2023.05.31.13.36.24 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Wed, 31 May 2023 13:36:24 -0700 (PDT) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: Thomas Huth , qemu-arm@nongnu.org, Peter Maydell , Sergey Kambalin , =?utf-8?q?Philippe_Mathieu-Daud?= =?utf-8?q?=C3=A9?= Subject: [PATCH 04/15] hw/timer/arm_timer: Remove pointless cast from void * Date: Wed, 31 May 2023 22:35:48 +0200 Message-Id: <20230531203559.29140-5-philmd@linaro.org> X-Mailer: git-send-email 2.38.1 In-Reply-To: <20230531203559.29140-1-philmd@linaro.org> References: <20230531203559.29140-1-philmd@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::430; envelope-from=philmd@linaro.org; helo=mail-wr1-x430.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Signed-off-by: Philippe Mathieu-Daudé Reviewed-by: Peter Maydell --- hw/timer/arm_timer.c | 16 ++++++++-------- 1 file changed, 8 insertions(+), 8 deletions(-) diff --git a/hw/timer/arm_timer.c b/hw/timer/arm_timer.c index 5caf42649a..3dda3a73f8 100644 --- a/hw/timer/arm_timer.c +++ b/hw/timer/arm_timer.c @@ -52,7 +52,7 @@ static void arm_timer_update(arm_timer_state *s) static uint32_t arm_timer_read(void *opaque, hwaddr offset) { - arm_timer_state *s = (arm_timer_state *)opaque; + arm_timer_state *s = opaque; switch (offset >> 2) { case 0: /* TimerLoad */ @@ -99,7 +99,7 @@ static void arm_timer_recalibrate(arm_timer_state *s, int reload) static void arm_timer_write(void *opaque, hwaddr offset, uint32_t value) { - arm_timer_state *s = (arm_timer_state *)opaque; + arm_timer_state *s = opaque; int freq; switch (offset >> 2) { @@ -154,7 +154,7 @@ static void arm_timer_write(void *opaque, hwaddr offset, static void arm_timer_tick(void *opaque) { - arm_timer_state *s = (arm_timer_state *)opaque; + arm_timer_state *s = opaque; s->int_level = 1; arm_timer_update(s); } @@ -214,7 +214,7 @@ static const uint8_t sp804_ids[] = { /* Merge the IRQs from the two component devices. */ static void sp804_set_irq(void *opaque, int irq, int level) { - SP804State *s = (SP804State *)opaque; + SP804State *s = opaque; s->level[irq] = level; qemu_set_irq(s->irq, s->level[0] || s->level[1]); @@ -223,7 +223,7 @@ static void sp804_set_irq(void *opaque, int irq, int level) static uint64_t sp804_read(void *opaque, hwaddr offset, unsigned size) { - SP804State *s = (SP804State *)opaque; + SP804State *s = opaque; if (offset < 0x20) { return arm_timer_read(s->timer[0], offset); @@ -255,7 +255,7 @@ static uint64_t sp804_read(void *opaque, hwaddr offset, static void sp804_write(void *opaque, hwaddr offset, uint64_t value, unsigned size) { - SP804State *s = (SP804State *)opaque; + SP804State *s = opaque; if (offset < 0x20) { arm_timer_write(s->timer[0], offset, value); @@ -349,7 +349,7 @@ struct icp_pit_state { static uint64_t icp_pit_read(void *opaque, hwaddr offset, unsigned size) { - icp_pit_state *s = (icp_pit_state *)opaque; + icp_pit_state *s = opaque; int n; /* ??? Don't know the PrimeCell ID for this device. */ @@ -365,7 +365,7 @@ static uint64_t icp_pit_read(void *opaque, hwaddr offset, static void icp_pit_write(void *opaque, hwaddr offset, uint64_t value, unsigned size) { - icp_pit_state *s = (icp_pit_state *)opaque; + icp_pit_state *s = opaque; int n; n = offset >> 8;