From patchwork Mon May 22 15:31:44 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 684726 Delivered-To: patch@linaro.org Received: by 2002:a5d:4e01:0:0:0:0:0 with SMTP id p1csp1262381wrt; Mon, 22 May 2023 08:37:29 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6AzHzbvCk6HVgGeV60FFWqub3QVn4973omk+iHm/Z4WO53fonf9wywWs8vkSdMUwkB/gOP X-Received: by 2002:a37:644d:0:b0:75b:23a1:448 with SMTP id y74-20020a37644d000000b0075b23a10448mr1148021qkb.14.1684769848563; Mon, 22 May 2023 08:37:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684769848; cv=none; d=google.com; s=arc-20160816; b=zKjB5bsYLeDxbhTYkHHa5FKiaFKiuwoxODqDlAAPzls5iJXBnp/36EsY6xsByHtkT5 fhN0RZkiIqFGkPw+akHTmophN3vwk9vhPQ9Ah5XkMg92sSDlL3zVcMFlkVywzwsHU8jb 7wXiDB/nuXtbjioD9TMh8DZ6kAsP22EGHNJDqDRzHMz2eDhfVXJViZW83wo389NHe+cj WORcW0oIZne6avoGQAyWhXudESgbYHK5UuC21Q5jf2LwI/D9t6vBWFiL/EaCxuQ7KgGh 0MtCOFW8WnKiJzhyKsUh2/QuqLv5AGHWLJY1hyDWjQElAua85AsqH2LIWOpP+L4N+zMZ ChrQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=lE3AFLRBDeHmAd75tRobhpSnEmgT2M+g2etmHg9JWDI=; b=B9tbRvhXdvSK1fmKLhIZ1IwZli9WLSggKPVacKVe/4eBuebMM6Fw6OLRdUuWX2LYDi T3Cwr450zkn+3gVXNDXYFp8W27EyNkwHzaj3+zbDOx3qHC1FadxelO6S76tNkmcSwt5W JBE2YEmUC2FPr1g+z+KHPjVM4WrDr7nJx7vjFDEE29LK0RHbSjaFzie3bvIj7qmj4hwK 7Fth+O9dUaBdwLuqKWkIAdkhQij5nC17FZoLOM5SEUFkaMuNKk52W9skHbLDmCxKhG4N xTU4BxiB63WiObnYy9RchvNJah1hQfgMn0jrQZoAfn+5M1xs+PBB+o0mR9wRLn3IQhfq kNkw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=q9nke18z; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id z25-20020a05620a101900b0074fc1cfb2c9si3344056qkj.685.2023.05.22.08.37.28 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Mon, 22 May 2023 08:37:28 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=q9nke18z; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1q17Wv-0007o3-2l; Mon, 22 May 2023 11:33:01 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1q17Ws-0007m1-UN for qemu-devel@nongnu.org; Mon, 22 May 2023 11:32:59 -0400 Received: from mail-wm1-x332.google.com ([2a00:1450:4864:20::332]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1q17Wp-0001Sb-Vh for qemu-devel@nongnu.org; Mon, 22 May 2023 11:32:58 -0400 Received: by mail-wm1-x332.google.com with SMTP id 5b1f17b1804b1-3f42c86543bso40698035e9.3 for ; Mon, 22 May 2023 08:32:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1684769575; x=1687361575; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=lE3AFLRBDeHmAd75tRobhpSnEmgT2M+g2etmHg9JWDI=; b=q9nke18z0/+Mg9Q+nIwUINvI+Yse7bF2z1947OEzoTG6vk5SHi95KEIBqw0TvQe6jS XKhcRyQ83B7ClLUigsD+gZa9JqHpC6tQNnaf801rZni4UaPbJIj3ENK9aY4ztv1Il4RJ 1d4eqYP5pkX/7yn3oodHvzzPgY0Nhp+6ge+AEYD3kYcLDb8eKIYSKDBNTzdnA+1C2E4i AhgDDRR6bjr9Anw2b3rSn0Q0dDCKYtHn1y9c4gCJJH+8/1kpNhPHSjePq0MTmYwiNAeY AoG2FSksrIyFC0IEfQwlB3HNTfcp105k4zXS7ZJDuAS70Blsnk31qJUbuUlWkfWN3Gc5 1VrQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1684769575; x=1687361575; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=lE3AFLRBDeHmAd75tRobhpSnEmgT2M+g2etmHg9JWDI=; b=AxncAzDsKcOGjdvKPFu2fMrfccPx7wXJjVsn3eYMYT4T+fVTYm9K6nK/899w3Ixn/P 29ZF6BWZ17sAaELAd76z9NxS2+LnhnBUXaaMgGzkIjVZQ91oBEmRpJAo8moXclGo+Au6 MU38Ijt35e1gW8hud5MLMGdo6PnZrMKHpXIPLpog+4lpSzRzwnhTJz6QZsOOPr62eS9y F2AoTlgH6FaWvUWoYkgNuYa25XHzx6p5kDHz4hFki5vfEF3GfZL4ikG7/lZuPTvKyMmh vcTOLjUYky3eLE4WIfRAw+bqydpuL3gRrF4/v010lkIc098jOfwn8MCtW+HbbMK1CFPu Zf7A== X-Gm-Message-State: AC+VfDxpfed1vEVapBMP5UGMoWmx3iYNJSrZaK+JU1eVUvUNTpqh/wvn 1LXHndFkctVJhJfKPSgYp4mpeiwslYTQjy8//lM= X-Received: by 2002:a7b:c390:0:b0:3f4:2805:c3a with SMTP id s16-20020a7bc390000000b003f428050c3amr8063059wmj.21.1684769574891; Mon, 22 May 2023 08:32:54 -0700 (PDT) Received: from localhost.localdomain ([176.176.153.164]) by smtp.gmail.com with ESMTPSA id o3-20020a05600c378300b003f4f8cc4285sm8674869wmr.17.2023.05.22.08.32.53 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Mon, 22 May 2023 08:32:54 -0700 (PDT) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: Paolo Bonzini , qemu-arm@nongnu.org, =?utf-8?q?Alex?= =?utf-8?q?_Benn=C3=A9e?= , Evgeny Iakovlev , =?utf-8?q?Marc-Andr=C3=A9_?= =?utf-8?q?Lureau?= , Peter Maydell , =?utf-8?q?Philippe_Mathieu-Daud?= =?utf-8?q?=C3=A9?= , Mikko Rapeli Subject: [PATCH 12/12] hw/char/pl011: Implement TX FIFO Date: Mon, 22 May 2023 17:31:44 +0200 Message-Id: <20230522153144.30610-13-philmd@linaro.org> X-Mailer: git-send-email 2.38.1 In-Reply-To: <20230522153144.30610-1-philmd@linaro.org> References: <20230522153144.30610-1-philmd@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::332; envelope-from=philmd@linaro.org; helo=mail-wm1-x332.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org If the UART back-end chardev doesn't drain data as fast as stdout does or blocks, buffer in the TX FIFO to try again later. This avoids having the IO-thread busy waiting on chardev back-ends, reported recently when testing the Trusted Reference Stack and using the socket backend: https://linaro.atlassian.net/browse/TRS-149?focusedCommentId=149574 Implement registering a front-end 'watch' callback on back-end events, so we can resume transmitting when the back-end is writable again, not blocking the main loop. Similarly to the RX FIFO path, FIFO level selection is not implemented (interrupt is triggered when a single byte is available in the FIFO). Due to the addition of the TX FIFO in the instance state, increase the migration stream version. Reported-by: Mikko Rapeli Suggested-by: Alex Bennée Signed-off-by: Philippe Mathieu-Daudé --- RFC because I'm pretty sure I got the migration code wrong. After writing this I noticed the hw/char/cmsdk-apb-uart.c model is much more complete. Instead of copy/pasting its code, I'd rather try to extract some generic/bstract "FIFO based chardev" QOM class; but this is beyond the scope of this series. --- include/hw/char/pl011.h | 2 + hw/char/pl011.c | 105 +++++++++++++++++++++++++++++++++++++--- hw/char/trace-events | 4 ++ 3 files changed, 105 insertions(+), 6 deletions(-) diff --git a/include/hw/char/pl011.h b/include/hw/char/pl011.h index d853802132..20898f43a6 100644 --- a/include/hw/char/pl011.h +++ b/include/hw/char/pl011.h @@ -18,6 +18,7 @@ #include "hw/sysbus.h" #include "chardev/char-fe.h" #include "qom/object.h" +#include "qemu/fifo8.h" #define TYPE_PL011 "pl011" OBJECT_DECLARE_SIMPLE_TYPE(PL011State, PL011) @@ -53,6 +54,7 @@ struct PL011State { Clock *clk; bool migrate_clk; const unsigned char *id; + Fifo8 xmit_fifo; }; DeviceState *pl011_create(hwaddr addr, qemu_irq irq, Chardev *chr); diff --git a/hw/char/pl011.c b/hw/char/pl011.c index 03c006199e..a957138405 100644 --- a/hw/char/pl011.c +++ b/hw/char/pl011.c @@ -57,6 +57,9 @@ DeviceState *pl011_create(hwaddr addr, qemu_irq irq, Chardev *chr) /* Data Register, UARTDR */ #define DR_BE (1 << 10) +/* Receive Status Register/Error Clear Register, UARTRSR/UARTECR */ +#define RSR_OE (1 << 3) + /* Interrupt status bits in UARTRIS, UARTMIS, UARTIMSC */ #define INT_OE (1 << 10) #define INT_BE (1 << 9) @@ -152,19 +155,94 @@ static inline void pl011_reset_tx_fifo(PL011State *s) /* Reset FIFO flags */ s->flags &= ~PL011_FLAG_TXFF; s->flags |= PL011_FLAG_TXFE; + + fifo8_reset(&s->xmit_fifo); +} + +static gboolean pl011_drain_tx(PL011State *s) +{ + trace_pl011_fifo_tx_drain(fifo8_num_used(&s->xmit_fifo)); + pl011_reset_tx_fifo(s); + s->rsr &= ~RSR_OE; + return FALSE; +} + +static gboolean pl011_xmit(void *do_not_use, GIOCondition cond, void *opaque) +{ + PL011State *s = opaque; + int ret; + const uint8_t *buf; + uint32_t buflen; + uint32_t count; + + if (!qemu_chr_fe_backend_connected(&s->chr)) { + /* Instant drain the fifo when there's no back-end */ + return pl011_drain_tx(s); + } + + count = fifo8_num_used(&s->xmit_fifo); + if (!count) { + return FALSE; + } + if (!(s->cr & CR_UARTEN)) { + /* Allow completing the current FIFO character before stopping. */ + count = 1; + } + + /* Transmit as much data as we can */ + buf = fifo8_peek_buf(&s->xmit_fifo, count, &buflen); + ret = qemu_chr_fe_write(&s->chr, buf, buflen); + if (ret >= 0) { + /* Pop the data we could transmit */ + trace_pl011_fifo_tx_xmit(ret); + fifo8_pop_buf(&s->xmit_fifo, ret, NULL); + s->int_level |= INT_TX; + } + + if ((s->cr & CR_UARTEN) && !fifo8_is_empty(&s->xmit_fifo)) { + /* Reschedule another transmission if we couldn't transmit all */ + guint r = qemu_chr_fe_add_watch(&s->chr, G_IO_OUT | G_IO_HUP, + pl011_xmit, s); + if (!r) { + return pl011_drain_tx(s); + } + } + + pl011_update(s); + + return FALSE; } static void pl011_write_tx(PL011State *s, const uint8_t *buf, int length) { if (!(s->cr & (CR_UARTEN | CR_TXE))) { + if (!fifo8_is_empty(&s->xmit_fifo)) { + /* + * If the UART is disabled in the middle of transmission + * or reception, it completes the current character before + * stopping. + */ + pl011_xmit(NULL, G_IO_OUT, s); + } return; } - /* XXX this blocks entire thread. Rewrite to use - * qemu_chr_fe_write and background I/O callbacks */ - qemu_chr_fe_write_all(&s->chr, buf, 1); - s->int_level |= INT_TX; - pl011_update(s); + if (length > fifo8_num_free(&s->xmit_fifo)) { + /* + * The FIFO contents remain valid because no more data is + * written when the FIFO is full, only the contents of the + * shift register are overwritten. The CPU must now read + * the data, to empty the FIFO. + */ + trace_pl011_fifo_tx_overrun(); + s->rsr |= RSR_OE; + return; + } + + trace_pl011_fifo_tx_put(length); + fifo8_push_all(&s->xmit_fifo, buf, length); + + pl011_xmit(NULL, G_IO_OUT, s); } static uint64_t pl011_read(void *opaque, hwaddr offset, @@ -444,12 +522,17 @@ static int pl011_post_load(void *opaque, int version_id) s->read_pos = 0; } + if (version_id >= 3 && !fifo8_is_empty(&s->xmit_fifo)) { + /* Reschedule another transmission */ + qemu_chr_fe_add_watch(&s->chr, G_IO_OUT | G_IO_HUP, pl011_xmit, s); + } + return 0; } static const VMStateDescription vmstate_pl011 = { .name = "pl011", - .version_id = 2, + .version_id = 3, .minimum_version_id = 2, .post_load = pl011_post_load, .fields = (VMStateField[]) { @@ -462,6 +545,7 @@ static const VMStateDescription vmstate_pl011 = { VMSTATE_UINT32(int_enabled, PL011State), VMSTATE_UINT32(int_level, PL011State), VMSTATE_UINT32_ARRAY(read_fifo, PL011State, PL011_FIFO_DEPTH), + VMSTATE_FIFO8(xmit_fifo, PL011State), VMSTATE_UINT32(ilpr, PL011State), VMSTATE_UINT32(ibrd, PL011State), VMSTATE_UINT32(fbrd, PL011State), @@ -505,10 +589,18 @@ static void pl011_realize(DeviceState *dev, Error **errp) { PL011State *s = PL011(dev); + fifo8_create(&s->xmit_fifo, PL011_FIFO_DEPTH); qemu_chr_fe_set_handlers(&s->chr, pl011_can_receive, pl011_receive, pl011_event, NULL, s, NULL, true); } +static void pl011_unrealize(DeviceState *dev) +{ + PL011State *s = PL011(dev); + + fifo8_destroy(&s->xmit_fifo); +} + static void pl011_reset(DeviceState *dev) { PL011State *s = PL011(dev); @@ -534,6 +626,7 @@ static void pl011_class_init(ObjectClass *oc, void *data) DeviceClass *dc = DEVICE_CLASS(oc); dc->realize = pl011_realize; + dc->unrealize = pl011_unrealize; dc->reset = pl011_reset; dc->vmsd = &vmstate_pl011; device_class_set_props(dc, pl011_properties); diff --git a/hw/char/trace-events b/hw/char/trace-events index 9fd40e3aae..4c25564066 100644 --- a/hw/char/trace-events +++ b/hw/char/trace-events @@ -60,6 +60,10 @@ pl011_write(uint32_t addr, uint32_t value, const char *regname) "addr 0x%03x val pl011_can_receive(uint32_t lcr, int read_count, int r) "LCR 0x%08x read_count %d returning %d" pl011_fifo_rx_put(uint32_t c, int read_count) "new char 0x%02x read_count now %d" pl011_fifo_rx_full(void) "RX FIFO now full, RXFF set" +pl011_fifo_tx_put(int count) "TX FIFO push %d" +pl011_fifo_tx_xmit(int count) "TX FIFO pop %d" +pl011_fifo_tx_overrun(void) "TX FIFO overrun" +pl011_fifo_tx_drain(unsigned drained) "TX FIFO draining %u" pl011_baudrate_change(unsigned int baudrate, uint64_t clock, uint32_t ibrd, uint32_t fbrd) "new baudrate %u (clk: %" PRIu64 "hz, ibrd: %" PRIu32 ", fbrd: %" PRIu32 ")" # cmsdk-apb-uart.c