From patchwork Tue Dec 20 11:34:31 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 635447 Delivered-To: patch@linaro.org Received: by 2002:a17:522:c983:b0:460:3032:e3c4 with SMTP id kr3csp2860792pvb; Tue, 20 Dec 2022 03:39:22 -0800 (PST) X-Google-Smtp-Source: AMrXdXun96OWDkZFAmSh/y41SKnSfy28oHWA/UfD/8+GIIxGkeHpBWEVhgPwTMdiudN1jJtzrvJm X-Received: by 2002:a05:622a:5a85:b0:3a9:7332:3f74 with SMTP id fz5-20020a05622a5a8500b003a973323f74mr24436785qtb.19.1671536362133; Tue, 20 Dec 2022 03:39:22 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671536362; cv=none; d=google.com; s=arc-20160816; b=evgtdFZfx6QwVzNks5IyMyBwUP5hsCfE5LPyPB43p5Kg2JVMXpt+6SBNp1M2i7MmKm oEXAE/ewFRMLccJmJ6A2Jefof3EDCsBH4X8X/AJCfoG/dfaUrK4LGc7YeSghMrB7S4tq QzTMKKtjzoOxY8cjVTvus7V09I6hVYotmTcWCO+CC91IfX2PhqBUJnqet8rhWHR3FGLV n2lW+mgrxihNypjuBHjAu4cqbKMRIrTCORNVf8f3xrQfWDysEWroojT3jk6eGsPWvvET eN5lx3tdrMGXtH5tvFI/WCW/VoUiYLCmO0I0zA0MtebSj3rkRJys/x1KD9XGrCEKJb18 omsw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=xwQz7LfMVtzoHUrBPaHv4lNXbKHJnpkJXHPaGfYBvc0=; b=lPEkdoZwhEsxUR4ujkxUN4ByQvqkLNY+oWEa5TFNVl7E8DaE305VjP9P+t87X5gn7T 8rSG6R1WFVqKkppPLrjhu+Quu79qQal9jqgLPD7dJ4wAC2npwl5BnP1F3sEAOG8s1oOM WqGbCdFz4bvUnxemf3zFbC6pJ8cIHmaunLl3emp/+jTH7QYAu0LSzROgLGs3ek+wJVUS 1O3eslLKfDlsGBSkdKyVcgI4Zhy2uccepilGGTa1yRDGpEFE7yQodBlOXiEnEfh2rV3x EcximTnzuDcNLujLumzbPUJ+gZnaZmf6SCyBQyVzyRCOqBCiiRr5I2s5Td44HlamHzg+ i/kw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=aHB2jpMI; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id b10-20020ac8540a000000b0035d43b31782si3473167qtq.389.2022.12.20.03.39.22 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Tue, 20 Dec 2022 03:39:22 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=aHB2jpMI; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1p7atc-00047q-Rh; Tue, 20 Dec 2022 06:34:56 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1p7atZ-000458-Nt for qemu-devel@nongnu.org; Tue, 20 Dec 2022 06:34:55 -0500 Received: from mail-wm1-x334.google.com ([2a00:1450:4864:20::334]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1p7atX-000807-QA for qemu-devel@nongnu.org; Tue, 20 Dec 2022 06:34:53 -0500 Received: by mail-wm1-x334.google.com with SMTP id h8-20020a1c2108000000b003d1efd60b65so10922506wmh.0 for ; Tue, 20 Dec 2022 03:34:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=xwQz7LfMVtzoHUrBPaHv4lNXbKHJnpkJXHPaGfYBvc0=; b=aHB2jpMIHhBJDFKG9VVvlyD8Poxkq6XiNS8rXhLSRKUW+tiJ9xSsLcKfQ5mhEs+zh9 /7dZIJEOgVLTYsNpNWeNSFXhhD8xQ1De9VgyoqXhhe9pAz8RkeCl4foMifNrJ2D2UlB3 dNqGgZ8JtopMzpEooXDNsRagn0wWM+Z4wIiQ8VZocVzXxn0KHElomBUIz+slJ4xHj4+T CZcNCNmpkDEIV9tu/GAO0iwDBUU1hcRt0/GhSE4s6oLf2KyQt65W2HmPHwoXluTFHk/g Bsfz5JkoXKhWr+wieW54PR/U6TRN/Y4qc3unpLV4pcy6/JP/GLOTfekE8mwt2Oh3ArH+ pW9Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=xwQz7LfMVtzoHUrBPaHv4lNXbKHJnpkJXHPaGfYBvc0=; b=40EQN/d0Wynd7eR8pQphsEyCxoyD5X3KuDG1C7WmQeuGeu2cD91/dWsflqbhHznb79 UO0HPuCUR5UMrPfevGqS75pg5/VSt4SJFtFPTxSMdBvsnPP+OtFSHX6IHRWvScaC4WFQ R4l0ND1DV8m5bhiidjsguyBGNEw5RSumlWh6kBJxFvqNPCuo4GXiHrHISnvjYRGBzUfc F5oHlvvkuPsWnjtz8OMByvM4kO8N0Yckk1AU7NMvkBpI6QHlaC5G786n4UOs4Q2+aoQw pX6cEVHhFCiHz+VVo6potwhHYb/D6N+L4LAgHqYx5+tmbKWEdEJctdSSo+P+urWBrlS8 etew== X-Gm-Message-State: AFqh2krUbrL4hHqPVXjQ/Qqdkyc3HnqhLCcy3MtpH5Q1yKarNbDTYSD0 hHd51+D/b7uV3aX1WaHTFr547TZDEArtgGzGbDI= X-Received: by 2002:a05:600c:3644:b0:3d2:39dc:4ab9 with SMTP id y4-20020a05600c364400b003d239dc4ab9mr1379200wmq.13.1671536090239; Tue, 20 Dec 2022 03:34:50 -0800 (PST) Received: from localhost.localdomain ([81.0.6.76]) by smtp.gmail.com with ESMTPSA id f24-20020a05600c491800b003c6bbe910fdsm25284213wmp.9.2022.12.20.03.34.48 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Tue, 20 Dec 2022 03:34:49 -0800 (PST) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: Jiaxun Yang , Thomas Huth , Aurelien Jarno , =?utf-8?q?Philippe_Mathieu-Daud?= =?utf-8?q?=C3=A9?= , =?utf-8?q?Philippe_Mathieu-Daud?= =?utf-8?q?=C3=A9?= , Richard Henderson Subject: [PATCH v2 2/7] hw/mips/gt64xxx_pci: Let the GT64120 manage the lower 512MiB hole Date: Tue, 20 Dec 2022 12:34:31 +0100 Message-Id: <20221220113436.14299-3-philmd@linaro.org> X-Mailer: git-send-email 2.38.1 In-Reply-To: <20221220113436.14299-1-philmd@linaro.org> References: <20221220113436.14299-1-philmd@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::334; envelope-from=philmd@linaro.org; helo=mail-wm1-x334.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org From: Philippe Mathieu-Daudé Per the comment in the Malta board, the [0x0000.0000-0x2000.0000] range is decoded by the GT64120, so move the "empty_slot" there. Signed-off-by: Philippe Mathieu-Daudé Message-Id: <20221209151533.69516-3-philmd@linaro.org> Reviewed-by: Richard Henderson --- configs/devices/mips-softmmu/common.mak | 1 - hw/mips/Kconfig | 1 + hw/mips/gt64xxx_pci.c | 8 ++++++++ hw/mips/malta.c | 7 ------- 4 files changed, 9 insertions(+), 8 deletions(-) diff --git a/configs/devices/mips-softmmu/common.mak b/configs/devices/mips-softmmu/common.mak index 416161f833..c2b5f322fc 100644 --- a/configs/devices/mips-softmmu/common.mak +++ b/configs/devices/mips-softmmu/common.mak @@ -26,7 +26,6 @@ CONFIG_IDE_ISA=y CONFIG_PFLASH_CFI01=y CONFIG_I8259=y CONFIG_MC146818RTC=y -CONFIG_EMPTY_SLOT=y CONFIG_MIPS_CPS=y CONFIG_MIPS_ITU=y CONFIG_MALTA=y diff --git a/hw/mips/Kconfig b/hw/mips/Kconfig index d6bbbe7069..8f7bce38fb 100644 --- a/hw/mips/Kconfig +++ b/hw/mips/Kconfig @@ -64,4 +64,5 @@ config FW_CFG_MIPS config GT64120 bool select PCI + select EMPTY_SLOT select I8259 diff --git a/hw/mips/gt64xxx_pci.c b/hw/mips/gt64xxx_pci.c index 19d0d9889f..1b9ac7f792 100644 --- a/hw/mips/gt64xxx_pci.c +++ b/hw/mips/gt64xxx_pci.c @@ -28,6 +28,7 @@ #include "qemu/log.h" #include "hw/pci/pci.h" #include "hw/pci/pci_host.h" +#include "hw/misc/empty_slot.h" #include "migration/vmstate.h" #include "hw/intc/i8259.h" #include "hw/irq.h" @@ -1162,6 +1163,13 @@ static void gt64120_realize(DeviceState *dev, Error **errp) PCI_DEVFN(18, 0), TYPE_PCI_BUS); pci_create_simple(phb->bus, PCI_DEVFN(0, 0), "gt64120_pci"); + + /* + * The whole address space decoded by the GT-64120A doesn't generate + * exception when accessing invalid memory. Create an empty slot to + * emulate this feature. + */ + empty_slot_init("GT64120", 0, 0x20000000); } static void gt64120_pci_realize(PCIDevice *d, Error **errp) diff --git a/hw/mips/malta.c b/hw/mips/malta.c index c0a2e0ab04..ba92022f87 100644 --- a/hw/mips/malta.c +++ b/hw/mips/malta.c @@ -53,7 +53,6 @@ #include "sysemu/runstate.h" #include "qapi/error.h" #include "qemu/error-report.h" -#include "hw/misc/empty_slot.h" #include "sysemu/kvm.h" #include "semihosting/semihost.h" #include "hw/mips/cps.h" @@ -1393,12 +1392,6 @@ void mips_malta_init(MachineState *machine) /* Northbridge */ dev = sysbus_create_simple("gt64120", -1, NULL); pci_bus = PCI_BUS(qdev_get_child_bus(dev, "pci")); - /* - * The whole address space decoded by the GT-64120A doesn't generate - * exception when accessing invalid memory. Create an empty slot to - * emulate this feature. - */ - empty_slot_init("GT64120", 0, 0x20000000); /* Southbridge */ piix4 = pci_create_simple_multifunction(pci_bus, PCI_DEVFN(10, 0), true,