From patchwork Mon Jul 11 13:57:07 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 589351 Delivered-To: patch@linaro.org Received: by 2002:a05:7000:bb16:0:0:0:0 with SMTP id jd22csp3275920mab; Mon, 11 Jul 2022 07:04:58 -0700 (PDT) X-Google-Smtp-Source: AGRyM1s+jPVzQVNFq7oYXHu83Y0WZLjVvrD12MXXRLmFFd3Fzwzn0qkWDg9o3tC6CGfT/ZJTCbCC X-Received: by 2002:a0c:a9d2:0:b0:472:f1c5:f309 with SMTP id c18-20020a0ca9d2000000b00472f1c5f309mr13692196qvb.35.1657548298420; Mon, 11 Jul 2022 07:04:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1657548298; cv=none; d=google.com; s=arc-20160816; b=wqO5XGVWa4eXnlP3bjuXstkrB6FHTrhlIAXGubV5xCpp4SK7qlJf5M3gk/KpVp2ZwR oc/kOresWJB+fKQ82uNcRb9w7vERnWNxheVdfIzeMJ5xCFA5bL7adjxLRNoGGv4vefUk ogvmeLyOnwuzuY9W1JoFGRDqDGHxrCb9+23Pq4qGWFjXzxmkr3mMZz4avUqFwVv7mtLc McCrS56hoKHSxb7RqvgVaELoUuEHiTtwsI4CYrOTIfLBePkEmJfcExTGJ3EiDut7wawH 8+AbAIuDN8HnLedcljIXorA9F7d+LYlqsFPJjCxQh/WNSyF84j473+EZCMNT9HOJXCQT djbg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=cq6njPeWKBmD/7wPffofXcxJCvDo9VaNMF80FcBqOjU=; b=qr2idJSpv/sRnO7mr2oJASSqtOt/UYTh8n+HRBMKig/E8rHwBUPSSmYLX/G6p/Fdtw 6fedYO14S+qY211iIJq/A3EN86iIKocMBOZ/3Tj/yu5K3pKPjQe0+/iqSFMJATtgt1fX i0JH8XpRDyaFK3mmt6aEKVXV70FLuMOKvSW2Gl5oCrYjGxKcNX/wijtJUzUshvkPzCj6 gH+pAKL8fad1vhbosJw2BDA7w/9L56HsV3LVyFZ0IcycrfHy39hdmZziUW3yWHlJ9//L VpzLt6myr4X2/GenWMZ9qwL9RqsqG6ThVuVmhtZ5x1pG/jJhLcnSDaMTRuou1LWlXRYK tE1w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="secG/W/d"; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id v15-20020a05620a0f0f00b006b5795b6a39si3630027qkl.151.2022.07.11.07.04.58 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Mon, 11 Jul 2022 07:04:58 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="secG/W/d"; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:48972 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1oAu1x-0004Va-U5 for patch@linaro.org; Mon, 11 Jul 2022 10:04:57 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:42522) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1oAtvQ-0006V6-HN for qemu-devel@nongnu.org; Mon, 11 Jul 2022 09:58:12 -0400 Received: from mail-wr1-x42a.google.com ([2a00:1450:4864:20::42a]:38514) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1oAtv9-0002kD-QX for qemu-devel@nongnu.org; Mon, 11 Jul 2022 09:58:05 -0400 Received: by mail-wr1-x42a.google.com with SMTP id v14so7134470wra.5 for ; Mon, 11 Jul 2022 06:57:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references:mime-version :content-transfer-encoding; bh=cq6njPeWKBmD/7wPffofXcxJCvDo9VaNMF80FcBqOjU=; b=secG/W/dlqoCgGDHSLGYpo62C5tGwl5aZRZ6nrfwxLrEyTX3Kr1Ya3FjZsqbTuzLVL TUfw/QlX3vFE55lzGU1Qa99Q4VNVtXMlMmmgi0u4tfs59ToVCg+hM9P6KqCaXIAvmps4 xjY21oaUuuMEJqZNF2PtB4HuvJem8gj7E69dvyQq0oNRBXVaoMCS6N+3OPViu7gkP8h6 UNnyETszLC6gtlWnusVHDY35OwSU9YpDg2V6010Fzj4vIPwGMKVJkrEFXHTjLrT/lD87 qCiimcuWTV+KTMxjN34fa22H9lgvzI4h0SM43S42Tz3hBy3r5/9IpvOVDAYfePrLZxPZ 8U+g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=cq6njPeWKBmD/7wPffofXcxJCvDo9VaNMF80FcBqOjU=; b=vOgI4QXeA23JFTiKbxtmQaT8mDax+82XhXXmtkluzNLgzq7VtRxR3auZ+fiW6KmO6W TrxTKLuYEcNv10iO9rqkQTd+0iVLylUA779W3RZg3ZTDPhBg4dovfbOnzvAFAMov83H5 bCZ/6lWczOQIXwM/DKs8u+yTXO2N56J7DfVH//9vRlsecOZ3X+o7e0/oitIsOeKdTPe0 9r04HlRxERJaC5bHZi9nF2VALwkhxitoUxk9/Sgj1mbz0occscGxoauKewuFqhGPIcOH eMsLwWLFB/xcONfeAGL7DFNfkPS6pX8ZL3lmVUx/TTxTVllXHwsFkepiRb+RcmOrwrY+ pI1w== X-Gm-Message-State: AJIora+PvJZlnUPs8qgTmQz/JIfkoi6tD+cPxK1qiwXoMa5nPq+JvS2L P524Wfa3a6T361U/8iWuJd/yTvKad6QHpw== X-Received: by 2002:a5d:6488:0:b0:203:b628:70d2 with SMTP id o8-20020a5d6488000000b00203b62870d2mr16555207wri.83.1657547874483; Mon, 11 Jul 2022 06:57:54 -0700 (PDT) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [2001:8b0:1d0::2]) by smtp.gmail.com with ESMTPSA id q123-20020a1c4381000000b00397402ae674sm7595596wma.11.2022.07.11.06.57.53 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 11 Jul 2022 06:57:54 -0700 (PDT) From: Peter Maydell To: qemu-devel@nongnu.org Subject: [PULL 02/45] target/arm: Add infrastructure for disas_sme Date: Mon, 11 Jul 2022 14:57:07 +0100 Message-Id: <20220711135750.765803-3-peter.maydell@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220711135750.765803-1-peter.maydell@linaro.org> References: <20220711135750.765803-1-peter.maydell@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::42a; envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x42a.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" From: Richard Henderson This includes the build rules for the decoder, and the new file for translation, but excludes any instructions. Reviewed-by: Peter Maydell Signed-off-by: Richard Henderson Message-id: 20220708151540.18136-3-richard.henderson@linaro.org Signed-off-by: Peter Maydell --- target/arm/translate-a64.h | 1 + target/arm/sme.decode | 20 ++++++++++++++++++++ target/arm/translate-a64.c | 7 ++++++- target/arm/translate-sme.c | 35 +++++++++++++++++++++++++++++++++++ target/arm/meson.build | 2 ++ 5 files changed, 64 insertions(+), 1 deletion(-) create mode 100644 target/arm/sme.decode create mode 100644 target/arm/translate-sme.c diff --git a/target/arm/translate-a64.h b/target/arm/translate-a64.h index f0970c6b8cf..789b6e8e781 100644 --- a/target/arm/translate-a64.h +++ b/target/arm/translate-a64.h @@ -146,6 +146,7 @@ static inline int pred_gvec_reg_size(DisasContext *s) } bool disas_sve(DisasContext *, uint32_t); +bool disas_sme(DisasContext *, uint32_t); void gen_gvec_rax1(unsigned vece, uint32_t rd_ofs, uint32_t rn_ofs, uint32_t rm_ofs, uint32_t opr_sz, uint32_t max_sz); diff --git a/target/arm/sme.decode b/target/arm/sme.decode new file mode 100644 index 00000000000..c25c031a71d --- /dev/null +++ b/target/arm/sme.decode @@ -0,0 +1,20 @@ +# AArch64 SME instruction descriptions +# +# Copyright (c) 2022 Linaro, Ltd +# +# This library is free software; you can redistribute it and/or +# modify it under the terms of the GNU Lesser General Public +# License as published by the Free Software Foundation; either +# version 2.1 of the License, or (at your option) any later version. +# +# This library is distributed in the hope that it will be useful, +# but WITHOUT ANY WARRANTY; without even the implied warranty of +# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU +# Lesser General Public License for more details. +# +# You should have received a copy of the GNU Lesser General Public +# License along with this library; if not, see . + +# +# This file is processed by scripts/decodetree.py +# diff --git a/target/arm/translate-a64.c b/target/arm/translate-a64.c index c86b97b1d49..a5f8a6c771b 100644 --- a/target/arm/translate-a64.c +++ b/target/arm/translate-a64.c @@ -14806,7 +14806,12 @@ static void aarch64_tr_translate_insn(DisasContextBase *dcbase, CPUState *cpu) } switch (extract32(insn, 25, 4)) { - case 0x0: case 0x1: case 0x3: /* UNALLOCATED */ + case 0x0: + if (!extract32(insn, 31, 1) || !disas_sme(s, insn)) { + unallocated_encoding(s); + } + break; + case 0x1: case 0x3: /* UNALLOCATED */ unallocated_encoding(s); break; case 0x2: diff --git a/target/arm/translate-sme.c b/target/arm/translate-sme.c new file mode 100644 index 00000000000..786c93fb2db --- /dev/null +++ b/target/arm/translate-sme.c @@ -0,0 +1,35 @@ +/* + * AArch64 SME translation + * + * Copyright (c) 2022 Linaro, Ltd + * + * This library is free software; you can redistribute it and/or + * modify it under the terms of the GNU Lesser General Public + * License as published by the Free Software Foundation; either + * version 2.1 of the License, or (at your option) any later version. + * + * This library is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + * Lesser General Public License for more details. + * + * You should have received a copy of the GNU Lesser General Public + * License along with this library; if not, see . + */ + +#include "qemu/osdep.h" +#include "cpu.h" +#include "tcg/tcg-op.h" +#include "tcg/tcg-op-gvec.h" +#include "tcg/tcg-gvec-desc.h" +#include "translate.h" +#include "exec/helper-gen.h" +#include "translate-a64.h" +#include "fpu/softfloat.h" + + +/* + * Include the generated decoder. + */ + +#include "decode-sme.c.inc" diff --git a/target/arm/meson.build b/target/arm/meson.build index 43dc6005478..6dd7e93643d 100644 --- a/target/arm/meson.build +++ b/target/arm/meson.build @@ -1,5 +1,6 @@ gen = [ decodetree.process('sve.decode', extra_args: '--decode=disas_sve'), + decodetree.process('sme.decode', extra_args: '--decode=disas_sme'), decodetree.process('neon-shared.decode', extra_args: '--decode=disas_neon_shared'), decodetree.process('neon-dp.decode', extra_args: '--decode=disas_neon_dp'), decodetree.process('neon-ls.decode', extra_args: '--decode=disas_neon_ls'), @@ -50,6 +51,7 @@ arm_ss.add(when: 'TARGET_AARCH64', if_true: files( 'sme_helper.c', 'translate-a64.c', 'translate-sve.c', + 'translate-sme.c', )) arm_softmmu_ss = ss.source_set()