From patchwork Thu Jun 9 09:04:49 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 580254 Delivered-To: patch@linaro.org Received: by 2002:a05:7000:5806:0:0:0:0 with SMTP id j6csp614085max; Thu, 9 Jun 2022 02:49:38 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzBt3updB0X7HkrfLq3cwdZyLIpKGXPWIMN1tJA0k1ZFfJ1/bDQv1VU0BhJDBHtd6TVPJVc X-Received: by 2002:a37:581:0:b0:6a6:c190:deb5 with SMTP id 123-20020a370581000000b006a6c190deb5mr12817357qkf.358.1654768178061; Thu, 09 Jun 2022 02:49:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1654768178; cv=none; d=google.com; s=arc-20160816; b=t77IGLNL1SUXTTBzn934+ww9ogGr1z7pshml2r9Z+SwdOh8/jyRg5OVhXGXHDbj3aL fLgDAd+b0ybiU90wL9gm9WFsGBITha9bp6yS/wPPg0N4n3zrVbIvfOG3k7IpyKnv4q7U C2CFOHgw4chHGwVDPF6gDo+smGSAANmD88k8v07Sn/1V68r0sm/MS2kfFLxj/CVyCYvC LgGG4apcsYWh7FCiAW5GO2ct2W6hFa+2F/fBGLTDe+mEmSgIh5BBPB7KrDMLUEKMwjEs oGBJVtEuhgz2dwq5fJ1ZD4fF0ag6iGFFfpROD0iLte9Scrv703Au0ao6s2WNFSrAiAJy b4qQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=PJOPhcXmy6choxCt00mzWvMSiOwf3GdqrbZyGZMGfOM=; b=INgU+CZUYywb2Wt0+HsHk5Qk3VPI3kmBXmQmvoAmJJnBVOUSKquDhX0fYgD2dsdJ3+ tUeoJ7tq0hoAiMq35H5MBahJKfdpuRWCbMaMnTCdkwo2VN4vXm1GLRxjOv8bd69bTA8C 0Xe8Ph+521KcVgbJDy2ue68NhUHvepaB4TN3+TradOJpTHusYLmMhz9ExMC891CcnHkH KWZw2mUdnUgW/j0OjAKY5iEXC8WZMfarN4CX8gbeKWnHbxayLB9NciCCEmlMGP/3YvPM z9d7eY0MqdddfFn+jhjyrFgp8OY6CQNXgK/84m+0tA0hGCE9iFH/MaWeYqWZc10ruJ/X h1jw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=BNaNygxB; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id 5-20020a05621420a500b0046b8e864d34si6691873qvd.318.2022.06.09.02.49.38 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Thu, 09 Jun 2022 02:49:38 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=BNaNygxB; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:59920 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1nzEnJ-0002ZS-Hy for patch@linaro.org; Thu, 09 Jun 2022 05:49:37 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:39270) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1nzE6z-0001Rn-Je for qemu-devel@nongnu.org; Thu, 09 Jun 2022 05:05:54 -0400 Received: from mail-wr1-x430.google.com ([2a00:1450:4864:20::430]:38492) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1nzE6u-0005vV-D4 for qemu-devel@nongnu.org; Thu, 09 Jun 2022 05:05:53 -0400 Received: by mail-wr1-x430.google.com with SMTP id v14so5217169wra.5 for ; Thu, 09 Jun 2022 02:05:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references:mime-version :content-transfer-encoding; bh=PJOPhcXmy6choxCt00mzWvMSiOwf3GdqrbZyGZMGfOM=; b=BNaNygxBqSsuoPvknhhIgp6zcO0xaKmmL202ENURdiYY/5o9X497A5P6VE2VN7phsg TWu63cfcVsP0OoEWXy9obQOtwwsQmxub+wjeoeaykhNsSf599VZc7cUETPcmV15Cr7Um BgN3LpFGLCKTJJjjf2LdLrOQu0lyvB0XwymiI1i2RKNdCZIw34hfI+pW/KIMG2K3w3xR AE1PgurOVj/S1a9TnUZJOehC6+7HjPu8Cswln9htodD1AteF6dZbAVwF7mwsaxk2+90s hu9jZLSXA7jg4vg/vy3zsN6KG/qjz7KNRbXC14kJxv9V0u4qPqTmiAcskkllPhhAgHuR NZGA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=PJOPhcXmy6choxCt00mzWvMSiOwf3GdqrbZyGZMGfOM=; b=O7YAh9oD3h1JmjpdKMIme+gtmVRGPQItZNuhMmLuU9OXh5+DVzjxaRvwdrJoNTvL/g PUcZQdk4bDw/JAUW++d03H07QM5BNQGA1YS+nptYjxXNMrf27CDWy1deS4Ec8TDCdHrO +QALoSfSqvQtQeiYoGLuIQloQhH/urMXjGo1XiIOcwSPVneAtpM+0bePw7ZKu0hQE+Ij xIK1q1eYqPAQZRKh2croKPYR8XTEX1oXgrebl74MiQRfz0vUERKifVOFgjuQ5ocS+Xpm lHeWE0hMh2w//6OeCnCywUJpLYIANkHl8xf/TQsYr6zcruLmffJvQ0LtilabxyKsEix8 iScg== X-Gm-Message-State: AOAM533d4/ntD6n0clBy1bYYqkmElCI+JcVw1Y7V/X3Rx+f1yyxjcaDZ m8F0Os+R3dAeTR5957bkiTrx8WJGdRG3Mw== X-Received: by 2002:adf:ed82:0:b0:213:1315:1dbb with SMTP id c2-20020adfed82000000b0021313151dbbmr35315784wro.484.1654765547694; Thu, 09 Jun 2022 02:05:47 -0700 (PDT) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [2001:8b0:1d0::2]) by smtp.gmail.com with ESMTPSA id c13-20020adffb0d000000b002183cf9cd69sm11349796wrr.15.2022.06.09.02.05.46 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 09 Jun 2022 02:05:47 -0700 (PDT) From: Peter Maydell To: qemu-devel@nongnu.org Subject: [PULL 07/55] xlnx-zynqmp: fix the irq mapping for the display port and its dma Date: Thu, 9 Jun 2022 10:04:49 +0100 Message-Id: <20220609090537.1971756-8-peter.maydell@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220609090537.1971756-1-peter.maydell@linaro.org> References: <20220609090537.1971756-1-peter.maydell@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::430; envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x430.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" From: Frederic Konrad When the display port has been initially implemented the device driver wasn't using interrupts. Now that the display port driver waits for vblank interrupt it has been noticed that the irq mapping is wrong. So use the value from the linux device tree and the ultrascale+ reference manual. Signed-off-by: Frederic Konrad Reviewed-by: Edgar E. Iglesias Acked-by: Alistair Francis Message-id: 20220601172353.3220232-5-fkonrad@xilinx.com [PMM: refold lines in commit message] Signed-off-by: Peter Maydell --- hw/arm/xlnx-zynqmp.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/hw/arm/xlnx-zynqmp.c b/hw/arm/xlnx-zynqmp.c index 375309e68eb..383e177a001 100644 --- a/hw/arm/xlnx-zynqmp.c +++ b/hw/arm/xlnx-zynqmp.c @@ -60,10 +60,10 @@ #define SERDES_SIZE 0x20000 #define DP_ADDR 0xfd4a0000 -#define DP_IRQ 113 +#define DP_IRQ 0x77 #define DPDMA_ADDR 0xfd4c0000 -#define DPDMA_IRQ 116 +#define DPDMA_IRQ 0x7a #define APU_ADDR 0xfd5c0000 #define APU_IRQ 153