From patchwork Tue Jun 7 20:32:19 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 579348 Delivered-To: patch@linaro.org Received: by 2002:a05:7000:5806:0:0:0:0 with SMTP id j6csp5510012max; Tue, 7 Jun 2022 14:04:41 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyLwfO1A3HzMBsE6hUyayiDp4oGU/GDvgoH7x76SMey+U8F/PlfrZx9FZlZcK04BFNpwuEz X-Received: by 2002:ae9:e50f:0:b0:6a6:a470:5 with SMTP id w15-20020ae9e50f000000b006a6a4700005mr16101416qkf.705.1654635881874; Tue, 07 Jun 2022 14:04:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1654635881; cv=none; d=google.com; s=arc-20160816; b=PzwWhYIHa93lsa6WUF1Gi1t+lpjzLeT2CbENLseNjy/408mAF3dRVPNLfo4zLk0Zx2 U5qWGYN7l1Fg3RBh2F72kXe/95NBobAH2QnDjjYKX3TxxtthYhll5kAFjgCCHMQkXuy/ sP8UuhgvFDmKVVivdYoWTtmXEmsoipAbhdN/ABdCUDpLutxuCVxr9X6WXo1DVZGurNIE J6UUG6c297h1ZMTIWY0ccWHXoVgLs6i2Y/lIGh9V3MEXHt3Mk/kWQjtl0FL3gAKgXVAf iB2WP5VaKfr71ud1KBxRunpE/Cpf2/+MNUlCd6SqICI5TM5mljL7pInUYawsnKK+NcKA qqIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=BaEHnyzZVvArILP5rZ7zZnIc67EOdE5VHFcxDg3gfVA=; b=rtM1RwL1jlH3sR3XboiSAo3sc8TJxq1kOj8g17R7nKTURvdQe50JI8+XlqqdY+XwZF ITZNh82sRognkN7+zyQieYGgcic8EDWSZILfKILeRBeIY3h7wv3haQWJk8TbsGp/2eI6 DD5++V1VCkpNYG1F09SsGBoSGAyR4fmW9tvyem7gnJ3Z7TPip9Mgo+xQ9sUW0/CQUyb3 nk9amWvOMBPHS1gseq+APDNWIt3v2GJMOk4LBvYUJMrdp1tch7W5zqSS3Kuo2tbkPXbJ RqKEMngYUcLMH7kKFF5wscX5FjQFJ8/1HXvcpZkI3/iEVxAOswTdMwLzzgeLSrlfgcvw qdCQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TwvKToC7; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id n2-20020a05622a11c200b002f8febf553fsi4891533qtk.324.2022.06.07.14.04.41 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Tue, 07 Jun 2022 14:04:41 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=TwvKToC7; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:54204 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1nygNV-00072T-D4 for patch@linaro.org; Tue, 07 Jun 2022 17:04:41 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:34042) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1nyftP-00080q-2R for qemu-devel@nongnu.org; Tue, 07 Jun 2022 16:33:35 -0400 Received: from mail-pl1-x633.google.com ([2607:f8b0:4864:20::633]:46724) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1nyftK-0007D6-DT for qemu-devel@nongnu.org; Tue, 07 Jun 2022 16:33:34 -0400 Received: by mail-pl1-x633.google.com with SMTP id d13so133192plh.13 for ; Tue, 07 Jun 2022 13:33:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=BaEHnyzZVvArILP5rZ7zZnIc67EOdE5VHFcxDg3gfVA=; b=TwvKToC7AqOOeBq5uriR71I5v5+RfjB7+1QsFvgZZUx6AvqwPCvYfXEQpCz1a99o9M pDoCBAbqFKzSSniAe0Lv0dvZPF/Rvc9/xm/Cye8x1oAQAd05NLXzW8OzjxBMHu4xEPX3 +Rk/01OJPLlrCYuVxh+8F8++4VOtG5ILcpK2/s+NG0fgYql0lM3s2z433pGcbg4ZYtp4 NgqrwKgDy9Sl7mohs5wxjmsFq+9Mk1SalCXodvQa0gH4dvhl3SwCyTV10yfkn4k0ZZYr ln5qQ1X9/vtRTepcJ1+d39Kv2AfYkwQCx3pDcS1EmXQRxurQ2I4WjKP7eyYprMn/x79h DKVQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=BaEHnyzZVvArILP5rZ7zZnIc67EOdE5VHFcxDg3gfVA=; b=WZ+K5SiXB5a+pDkhMzJQ83s8KdbUrlt7+PhgOqZaMXiwsRM/4iLGqJr1ElPu3pvpfs g37xGplLcptsEJFhS3xfF5OD27jroYwRB5fGew7Lopj7jpxTTfZePCXLinihPnTL0YGV CNQPhFivXxoWi1e3htXf5iCNrF+IiWBlTH2gn134qzQPAlPBQQLdJF9D5CUiqz+8fw9h wJcySlxRVZznsDmGOmwyyJ2rY/pI6TW9M81zcVHaxtNJKGKmI5g2zRdkFMRsXkLJKl0i FsyEi0i2bikmEnc5AqjryKbqHqtAcKFpOnUiblzdo75BBZycI713bblzulWOROGPga79 Lbng== X-Gm-Message-State: AOAM530gYVo3dclpIX0E8MbH6LMOz4uEKO1Kv6is3xget2gTgPh0AGPM u5e42bSzO8kRgQyBfaXba18adw1q/eZAuQ== X-Received: by 2002:a17:90b:4a92:b0:1e8:2c09:d008 with SMTP id lp18-20020a17090b4a9200b001e82c09d008mr27171112pjb.169.1654634009526; Tue, 07 Jun 2022 13:33:29 -0700 (PDT) Received: from stoup.. ([2602:ae:1547:e101:3cf2:c634:5b19:25f6]) by smtp.gmail.com with ESMTPSA id s22-20020a17090aba1600b001d9780b7779sm4227856pjr.15.2022.06.07.13.33.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 07 Jun 2022 13:33:29 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: peter.maydell@linaro.org, qemu-arm@nongnu.org Subject: [PATCH v2 24/71] target/arm: Add ARM_CP_SME Date: Tue, 7 Jun 2022 13:32:19 -0700 Message-Id: <20220607203306.657998-25-richard.henderson@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220607203306.657998-1-richard.henderson@linaro.org> References: <20220607203306.657998-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::633; envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x633.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" This will be used for controlling access to SME cpregs. Reviewed-by: Peter Maydell Signed-off-by: Richard Henderson --- target/arm/cpregs.h | 5 +++++ target/arm/translate-a64.c | 18 ++++++++++++++++++ 2 files changed, 23 insertions(+) diff --git a/target/arm/cpregs.h b/target/arm/cpregs.h index d9b678c2f1..d30758ee71 100644 --- a/target/arm/cpregs.h +++ b/target/arm/cpregs.h @@ -113,6 +113,11 @@ enum { ARM_CP_EL3_NO_EL2_UNDEF = 1 << 16, ARM_CP_EL3_NO_EL2_KEEP = 1 << 17, ARM_CP_EL3_NO_EL2_C_NZ = 1 << 18, + /* + * Flag: Access check for this sysreg is constrained by the + * ARM pseudocode function CheckSMEAccess(). + */ + ARM_CP_SME = 1 << 19, }; /* diff --git a/target/arm/translate-a64.c b/target/arm/translate-a64.c index 8bbd1b7f07..f51d80d816 100644 --- a/target/arm/translate-a64.c +++ b/target/arm/translate-a64.c @@ -1186,6 +1186,22 @@ bool sve_access_check(DisasContext *s) return fp_access_check(s); } +/* + * Check that SME access is enabled, raise an exception if not. + * Note that this function corresponds to CheckSMEAccess and is + * only used directly for cpregs. + */ +static bool sme_access_check(DisasContext *s) +{ + if (s->sme_excp_el) { + gen_exception_insn(s, s->pc_curr, EXCP_UDEF, + syn_smetrap(SME_ET_AccessTrap, false), + s->sme_excp_el); + return false; + } + return true; +} + /* * This utility function is for doing register extension with an * optional shift. You will likely want to pass a temporary for the @@ -1958,6 +1974,8 @@ static void handle_sys(DisasContext *s, uint32_t insn, bool isread, return; } else if ((ri->type & ARM_CP_SVE) && !sve_access_check(s)) { return; + } else if ((ri->type & ARM_CP_SME) && !sme_access_check(s)) { + return; } if ((tb_cflags(s->base.tb) & CF_USE_ICOUNT) && (ri->type & ARM_CP_IO)) {