From patchwork Fri May 27 18:18:02 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 576606 Delivered-To: patch@linaro.org Received: by 2002:a05:7000:8607:0:0:0:0 with SMTP id bb7csp926995mab; Fri, 27 May 2022 12:38:14 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxJu4bRuZ7n0pBBQIKk/ba/tPiXs4y3vAZFwnDbKCPMNNEuoR3q78noCAzfqYckPZKAjdN5 X-Received: by 2002:a05:622a:1911:b0:2fa:7bd:c945 with SMTP id w17-20020a05622a191100b002fa07bdc945mr14646884qtc.632.1653680294745; Fri, 27 May 2022 12:38:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1653680294; cv=none; d=google.com; s=arc-20160816; b=q3DjfMLOpcAJHNfn5LFRPzAdTWQ/lhMUNL7PBAJwuKTFcsBxtdF+4wYvEV0/Kpbvw3 2ZzrgECxURFhxR1SE4dd6XPqPSM9dgZa2R09Wwyyy0EPBoOy/aLByfE39UH6Xa+tZSqf eIuCq3kVD7PBXDC2yma/oF3VaplLEdWvFE7DLSWwHuHUwBQFJiR2dgmxqoOtogT+jFq3 lbbZ+sZSIbeKsojiW7uGuvFyVnGhb8n6hHUy546BjbYBptlEyvWcekHc+Y4342A8n+tR IJDOo+6XxU/LK2g4XGQHZoXr4aX5ogfI0zZsIxpmXm+DtJF2np2oI245/4A8phUXJkzQ xA0A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=dvMJbfFzK/OVwVCkNWdnLpNcVizUtQdOBWHSbpDC9Us=; b=PdEXKo5Q2eb8gIFNvzLsAkYtT1gZ2JechSbfccljgLLH4Q+7Zc3sNpDOtghdzXBKVw 6rZpucP8Crv+0dMVzz2CmZuL5FpjQH5nF88I4Otx5THU/0ptjPa4iumzeUcU4F7SUGjA 9RiozD5tuIMMUl37ziyQ/NlFMmE8+on6z+0jDc1gpiFN8+/9rzynfoJQ4h14BjGp+QxW AAttQdJOSTgickZut5lJwXeMnBDJ+ILaSOCTDuVAVuzhQ5oMsQO4FlfSDh8XattbW3AO OYOGTR1cJh1BeIAGsJsSXmyPsad54mT+q9dh1Ns8ZOclLPk6MZF1X5qiPeODoI3O9Hao OkCw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LnnJidRK; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id iy6-20020a0562140f6600b00463c4cffbc1si2718111qvb.312.2022.05.27.12.38.14 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Fri, 27 May 2022 12:38:14 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LnnJidRK; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:46902 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1nufmm-0000a3-Gj for patch@linaro.org; Fri, 27 May 2022 15:38:14 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:43408) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1nuec4-0003LF-JO for qemu-devel@nongnu.org; Fri, 27 May 2022 14:23:04 -0400 Received: from mail-pj1-x102b.google.com ([2607:f8b0:4864:20::102b]:37664) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1nueby-0004Lh-2M for qemu-devel@nongnu.org; Fri, 27 May 2022 14:23:04 -0400 Received: by mail-pj1-x102b.google.com with SMTP id m14-20020a17090a414e00b001df77d29587so7800968pjg.2 for ; Fri, 27 May 2022 11:22:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=dvMJbfFzK/OVwVCkNWdnLpNcVizUtQdOBWHSbpDC9Us=; b=LnnJidRKiOJbMUsVfKhoqFLVqoHPA2byRRsNiWU2sWskUc9QCwBVHsJhAnuyuBhejL DtIxZZKMD0PhPJgGwsGPkGJc3VulGAqQSVckIfXHunVBuzozWVv+cVjJhonHGLxdtVVy hkKtTS1xAMwo1t+rUkT71kymUhuWri+P7p+jDp21LWpikBMFUkca9llqck+hohuy3zn1 QXcHUl3hVTyCZJvawg/VwBS8Fvvb0ryJe/4Gfg/8TvsqG3rc9kBesSW7dc20LM1BcISU dyH8AD34Tz4WlixhRaVOrLV0yRn5EauVWEViuvrlizOX+h8c+h2JehBL6u3daqFR28/I q3iA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=dvMJbfFzK/OVwVCkNWdnLpNcVizUtQdOBWHSbpDC9Us=; b=f1Vbph9YeZ+qDsdvMMwe9SxP8Xe36c3ls+8rQDrrMyF4BqHFka7X7cLu5HIpnpGITS 93vbtOK+15UGTEkV50LnbX8pOJh1W39PpsincNynqmOtY+gKIwLvlvu2kBhwzTevkZw6 myp0BskNyj3hVy6jSJaPK5NeHIc5dHk8oJniyz+CwsxkRmao0jsIeu7b1br+M+SqIGNC YkGg3d9nPKB4vKCh1dU1OrpCF7S8oJ5N5OUt1ggpuKtuaA02GJvDKOt8TcFUb7gQ3HRe O97l0oJZaBsirb6NlH93GB1hDI3yknbhEX0w4ZVb8piGRGkqE3cyw3YYBRClnEmRrc36 Au4A== X-Gm-Message-State: AOAM532Dc4SWR4TBSenc5tZ4dsDe/lXjJTrssZ7fDbVbxa/oqfOMhPPE jsjDM3L076Dhj0hARUeioUl7tZaPPnsZzA== X-Received: by 2002:a17:90b:3ec7:b0:1dc:b008:3cd3 with SMTP id rm7-20020a17090b3ec700b001dcb0083cd3mr9691461pjb.226.1653675774206; Fri, 27 May 2022 11:22:54 -0700 (PDT) Received: from stoup.. (174-21-71-225.tukw.qwest.net. [174.21.71.225]) by smtp.gmail.com with ESMTPSA id b15-20020a170903228f00b00163552a0953sm4033534plh.159.2022.05.27.11.22.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 May 2022 11:22:53 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: qemu-arm@nongnu.org Subject: [PATCH 049/114] target/arm: Use TRANS_FEAT for do_index Date: Fri, 27 May 2022 11:18:02 -0700 Message-Id: <20220527181907.189259-50-richard.henderson@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220527181907.189259-1-richard.henderson@linaro.org> References: <20220527181907.189259-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::102b; envelope-from=richard.henderson@linaro.org; helo=mail-pj1-x102b.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Signed-off-by: Richard Henderson --- target/arm/translate-sve.c | 35 ++++++++--------------------------- 1 file changed, 8 insertions(+), 27 deletions(-) diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c index 44c2342923..dac29749ce 100644 --- a/target/arm/translate-sve.c +++ b/target/arm/translate-sve.c @@ -1126,33 +1126,14 @@ static bool do_index(DisasContext *s, int esz, int rd, return true; } -static bool trans_INDEX_ii(DisasContext *s, arg_INDEX_ii *a) -{ - TCGv_i64 start = tcg_constant_i64(a->imm1); - TCGv_i64 incr = tcg_constant_i64(a->imm2); - return do_index(s, a->esz, a->rd, start, incr); -} - -static bool trans_INDEX_ir(DisasContext *s, arg_INDEX_ir *a) -{ - TCGv_i64 start = tcg_constant_i64(a->imm); - TCGv_i64 incr = cpu_reg(s, a->rm); - return do_index(s, a->esz, a->rd, start, incr); -} - -static bool trans_INDEX_ri(DisasContext *s, arg_INDEX_ri *a) -{ - TCGv_i64 start = cpu_reg(s, a->rn); - TCGv_i64 incr = tcg_constant_i64(a->imm); - return do_index(s, a->esz, a->rd, start, incr); -} - -static bool trans_INDEX_rr(DisasContext *s, arg_INDEX_rr *a) -{ - TCGv_i64 start = cpu_reg(s, a->rn); - TCGv_i64 incr = cpu_reg(s, a->rm); - return do_index(s, a->esz, a->rd, start, incr); -} +TRANS_FEAT(INDEX_ii, aa64_sve, do_index, a->esz, a->rd, + tcg_constant_i64(a->imm1), tcg_constant_i64(a->imm2)) +TRANS_FEAT(INDEX_ir, aa64_sve, do_index, a->esz, a->rd, + tcg_constant_i64(a->imm), cpu_reg(s, a->rm)) +TRANS_FEAT(INDEX_ri, aa64_sve, do_index, a->esz, a->rd, + cpu_reg(s, a->rn), tcg_constant_i64(a->imm)) +TRANS_FEAT(INDEX_rr, aa64_sve, do_index, a->esz, a->rd, + cpu_reg(s, a->rn), cpu_reg(s, a->rm)) /* *** SVE Stack Allocation Group