From patchwork Sun Apr 17 17:44:19 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 562860 Delivered-To: patch@linaro.org Received: by 2002:a05:7000:6886:0:0:0:0 with SMTP id m6csp1872678map; Sun, 17 Apr 2022 11:32:20 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxvS6N8IAcWWwnXUij0KLLdqZtJhiQnPXmMQ8kAo+Pc9VYLGpb20ckESyN13WGRSQT4dRkf X-Received: by 2002:a37:de12:0:b0:69b:f132:c606 with SMTP id h18-20020a37de12000000b0069bf132c606mr4588676qkj.695.1650220340478; Sun, 17 Apr 2022 11:32:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1650220340; cv=none; d=google.com; s=arc-20160816; b=Vw5M8KVVOuCQPzpV8kQjqWhFOIIsN5FHCV1zyCMsVArC4CCIQ4fcNkFNSLNZ6dUpvu 0b9IUjfC3Ba6nbrXJmXUusc3aO4G3pzZgR3geUPwqbIBhQJraYMCDD3e5RHxtlbGvoZP caBo7gT+pOKn1B/t35zJ1HJYz9sjLIVma6VjUvFqpyX/UiPwi3nIA2zgBHj8jztu4GBh k0U4ufWdBeo10eDidTFA5eV5Hy5GVddrmpcKwEQQV8vKiTk4WE1zJQpjHJEAi5gs550d eIz7NbCaNHe3zjX8yKZhvDrfIBlrcHU+MS3OxeqPXx1apcr6LMiRPnVrG2ledyHPqJvc CoEg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=ROdZ8Y/MGQK0am4sMfTHzXw787CsxnIyvG7dCwMmzsg=; b=jnGF6Fmv5Sc4uJiGm0S2TBEf7mk1SZVUcjpGOMh/tPAGnPAJLjqL5nwzE9XVM/Opvl hVt9t8y1If48s+eOG95Ba6O9Jo0xI1MpQ3YDKc/Kg+V7J2sApsMjzt/aHxLW6P/9Ejqs 6TRYg611vvMT46EQSuP4HBXxBgos2VYH/bXBIwP8gnW4JMgeMZ45t/RUA6q8qjmGmHxk mn3CfuEC6zI/nhwFyAXB5NDZJoT+xLrb1QwM8JVLVDLLdlv++7RNZtyzQ1YJYvdh9f/j Ij+JRhk9GnKTcoB5VzqyusXnawpVuJnUijFnbNeky7HkMoBl6JHvua8euNiOQXDlJ+Cm rKTg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=eji1jbkE; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id bq35-20020a05620a46a300b0069c6af8cb9fsi2682648qkb.6.2022.04.17.11.32.20 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Sun, 17 Apr 2022 11:32:20 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=eji1jbkE; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:52966 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1ng9h6-0008H1-38 for patch@linaro.org; Sun, 17 Apr 2022 14:32:20 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:49742) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1ng90U-0004gz-Tq for qemu-devel@nongnu.org; Sun, 17 Apr 2022 13:48:19 -0400 Received: from mail-pj1-x1031.google.com ([2607:f8b0:4864:20::1031]:45727) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1ng90T-00045e-Bj for qemu-devel@nongnu.org; Sun, 17 Apr 2022 13:48:18 -0400 Received: by mail-pj1-x1031.google.com with SMTP id n33-20020a17090a5aa400b001d28f5ee3f9so736669pji.4 for ; Sun, 17 Apr 2022 10:48:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=ROdZ8Y/MGQK0am4sMfTHzXw787CsxnIyvG7dCwMmzsg=; b=eji1jbkEL0wsoKqW8CX+3Da7Ve/88N1ePhPItro9WfnLubvEIz+dJYqHw1J2WD3XPP sG0h5XLLr7y5YlzU61WktWnIqc3z2+I+VhZcEr+ECXlz6bqnBZ0Il0ndDRTLzJOkSCm4 6DWDXA7cRsgsraW5XunzgtvN+2HRAZS64R990FpihsBjb63DWNY/n5WaMNpomc/gaksi /l50pruFaEVy8Tfwa7z+RxNxnb+O0Bu2q9IJSUMYLhSfBTPobcr+U+GaW5u0IA+NOye6 4+Kq7X/gA7VlzCSIvD25YUhfuf1X1HJQWu0B0RSIILBZnrmHZgISvhH6MqAwKtGYU9/j cl0g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=ROdZ8Y/MGQK0am4sMfTHzXw787CsxnIyvG7dCwMmzsg=; b=VWznftLhmVzrEiYJuaDRG77zRRruHbq/4f9AQ5kkc2tlLtrgzDkLcgt5v3pOj86VpZ RkjLwlElxcEy87Db6+gAqME1J9hJC4xoJHErkCXRRSgBOB1OcaLdaOkzc6CEcAb2zVuf JtXvyDtD5DHnYl/5xyAsyMrROZ4U7ahLVR6kqbTkrKrhygzkonqZJNtPQI0JqbrHZokD 8CH6UWmqGOMCyxy+JRKHe1gbIk/3vtZOGrovFy9ywg7RxJO9Xgi6R5uUzUsmH4NqbC3/ poG8yOz9X2yOBxA1oiK5YThbzIGf4YPQcdIImRzMNO8gwd106wnPjuqpIdXildKM9ai8 pCVg== X-Gm-Message-State: AOAM531Vf4Oqsn9FWKSH5SWGFK8dOtDip2DQTb4pAOhr78Xw9JkiCsBE eXSLPgpWfbK/fZ6L85JUEFO7ksTmP+qY7A== X-Received: by 2002:a17:902:b7c1:b0:158:9a1b:31d6 with SMTP id v1-20020a170902b7c100b001589a1b31d6mr7696921plz.94.1650217696138; Sun, 17 Apr 2022 10:48:16 -0700 (PDT) Received: from localhost.localdomain (174-21-142-130.tukw.qwest.net. [174.21.142.130]) by smtp.gmail.com with ESMTPSA id e14-20020aa78c4e000000b00506475da4cesm9372055pfd.49.2022.04.17.10.48.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 17 Apr 2022 10:48:15 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Subject: [PATCH v3 53/60] target/arm: Enable FEAT_RAS for -cpu max Date: Sun, 17 Apr 2022 10:44:19 -0700 Message-Id: <20220417174426.711829-54-richard.henderson@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220417174426.711829-1-richard.henderson@linaro.org> References: <20220417174426.711829-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::1031; envelope-from=richard.henderson@linaro.org; helo=mail-pj1-x1031.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Peter Maydell , qemu-arm@nongnu.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Reviewed-by: Peter Maydell Signed-off-by: Richard Henderson --- v2: Update emulation.rst --- docs/system/arm/emulation.rst | 1 + target/arm/cpu64.c | 1 + target/arm/cpu_tcg.c | 1 + 3 files changed, 3 insertions(+) diff --git a/docs/system/arm/emulation.rst b/docs/system/arm/emulation.rst index c89c344de1..35b6f7d4de 100644 --- a/docs/system/arm/emulation.rst +++ b/docs/system/arm/emulation.rst @@ -41,6 +41,7 @@ the following architecture extensions: - FEAT_PMULL (PMULL, PMULL2 instructions) - FEAT_PMUv3p1 (PMU Extensions v3.1) - FEAT_PMUv3p4 (PMU Extensions v3.4) +- FEAT_RAS (Reliability, availability, and serviceability) - FEAT_RDM (Advanced SIMD rounding double multiply accumulate instructions) - FEAT_RNG (Random number generator) - FEAT_SB (Speculation Barrier) diff --git a/target/arm/cpu64.c b/target/arm/cpu64.c index 136590382a..72fe7885f0 100644 --- a/target/arm/cpu64.c +++ b/target/arm/cpu64.c @@ -744,6 +744,7 @@ static void aarch64_max_initfn(Object *obj) t = cpu->isar.id_aa64pfr0; t = FIELD_DP64(t, ID_AA64PFR0, FP, 1); /* FEAT_FP16 */ t = FIELD_DP64(t, ID_AA64PFR0, ADVSIMD, 1); /* FEAT_FP16 */ + t = FIELD_DP64(t, ID_AA64PFR0, RAS, 1); /* FEAT_RAS */ t = FIELD_DP64(t, ID_AA64PFR0, SVE, 1); t = FIELD_DP64(t, ID_AA64PFR0, SEL2, 1); /* FEAT_SEL2 */ t = FIELD_DP64(t, ID_AA64PFR0, DIT, 1); /* FEAT_DIT */ diff --git a/target/arm/cpu_tcg.c b/target/arm/cpu_tcg.c index 337598e949..c5cf7efe95 100644 --- a/target/arm/cpu_tcg.c +++ b/target/arm/cpu_tcg.c @@ -69,6 +69,7 @@ void aa32_max_features(ARMCPU *cpu) t = cpu->isar.id_pfr0; t = FIELD_DP32(t, ID_PFR0, DIT, 1); /* FEAT_DIT */ + t = FIELD_DP32(t, ID_PFR0, RAS, 1); /* FEAT_RAS */ cpu->isar.id_pfr0 = t; t = cpu->isar.id_pfr2;