From patchwork Sat Jun 26 05:02:59 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 467426 Delivered-To: patch@linaro.org Received: by 2002:a02:c94a:0:0:0:0:0 with SMTP id u10csp2139248jao; Fri, 25 Jun 2021 22:10:08 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy20QI7uKR42544ni6rGPlqMdkUefaJ2ZH6REn8PoBaY0RGOR0MEeapB6LfL2RXttKgcY8Q X-Received: by 2002:ac8:5755:: with SMTP id 21mr12837709qtx.267.1624684208305; Fri, 25 Jun 2021 22:10:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1624684208; cv=none; d=google.com; s=arc-20160816; b=Y5KxwgpSThsj1JuOBFEz+yfTupQpH1gPz1B+lSjWBCWXWYtse7dLSRK+DfteWMZNIf gb5aLKwTOx43zq1sg5Nvlg8R+lnA8Tuztt0IKdur/KBwgOj6wtcAet9TIHxYJqG6nglN 3lOz7yJvXG15w5ymC4o+k4tl0TIhK+jQCxV4HiTdz8LVanokO1FltnG5GDRvWB/sCSwW IJU33gemvk2qaCfRFOd5m0frqJ0SwBV5+elsspEUpmAtxJcQtcacNuAwuGWCATX3JnIe ThypIlP2cmJbzHzABpyxfAV4nGfpFcZFoDuFEI010MsiTjMnLV61GAXHmTOBDYokMI4a LbUw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=iz0hHW1GRCz2N3YuVmCJPXt6iqzvf0SB2va/9hRf/0k=; b=en3LGVrAkf5YXkwhpjMHDL4zzpfsXjJa+7pjaKqYvvbR7iVBOPCLS5EBHNfqJW1wKO lt6wFVWRgZs1lJcHi0VR2wId2pozMJRYXMdLkQljvxL7U3TJoffXhNnlNlNhzoL4msN0 W0yLYkrpVJp91NR65AP+rcdzC2cTylhaqYR7GqOiT74QhAg/miR4oijtSxxlBm8akAiM PrLG3ckgsG9b3FrbCXYodz6dsJ1Zfa0BTjN6yjdR9wo+6qCOVD0TWJhnc6ihGFlvRL5q 1ycZ4MBTCQ+fHvmYn5CxjUS2OKXUhesgkzTTciy6jHqZkhgcQuC41Y4EFkUG/cshRjzR zGhg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ap99dlQ+; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id a21si3362502qko.289.2021.06.25.22.10.08 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Fri, 25 Jun 2021 22:10:08 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ap99dlQ+; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:36190 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1lx0Zz-0000Eb-Aa for patch@linaro.org; Sat, 26 Jun 2021 01:10:07 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:45150) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1lx0TN-0006vH-Rx for qemu-devel@nongnu.org; Sat, 26 Jun 2021 01:03:17 -0400 Received: from mail-pl1-x62b.google.com ([2607:f8b0:4864:20::62b]:44638) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1lx0TJ-0008Fj-VI for qemu-devel@nongnu.org; Sat, 26 Jun 2021 01:03:17 -0400 Received: by mail-pl1-x62b.google.com with SMTP id x22so5777060pll.11 for ; Fri, 25 Jun 2021 22:03:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=iz0hHW1GRCz2N3YuVmCJPXt6iqzvf0SB2va/9hRf/0k=; b=ap99dlQ+tyy4+pKWklFukqcOLxK15bzXadbPiCqqPj/IcwHBhmgmppso62t5PMI150 tFA7dEAtReDVbZ6Tl2YcenZ6qbFbrDzUGPoQMwdPfuASgPMkdfpl3lqOcj8JdiK0keFn bDPQNJ60/GZyGkCvriIinpJExg681i0LrWU4YJtDEvvQWsg0mg/PCfBVfPiRNx761msR M8ZQ4Lj3MUadsKee172HPC3VliWZB2YnsLvGEwux4i9jNzh9MDYQpY0PwZi6ZAbZP/rI NKmlk6Zz8ZncHmPXu0k/CLt744xlErbsQCVsr0w5AoOt8CKDLdaLPzzTtpPNIomhF+6+ /Vuw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=iz0hHW1GRCz2N3YuVmCJPXt6iqzvf0SB2va/9hRf/0k=; b=c5i5KB+9Ch2+mzVEoRnByJR9kEdu32fSRDUf5KsqhE9FPFjV0Xn+1izir8u/6I2txB lEK1CMvnTaKlsO6VWWUJj09pOMglkULfwFyG6MmW8SRuLueOkSkT7ISw8WRdDyhKapiK /GjFcmvih7PjdMFBjc2PbmWkbTw6TwE4xcXD92nPe3+hVS86DPQ41LCMqm7Vw0QdgkiH iUk4IokpGSezc9EKJCEoZJfFC0DZRN+ziYEKf35JNTHgiTtVQtGV2atrX3Y8er0qa9p5 2QeT9ylzAoIdLkcReAUX/8FvyelZjzj1+bn8NmX+ctJAw76z1Iv/zOaarQH6JiswKmpm rBZg== X-Gm-Message-State: AOAM531xbcjAx49BkkZ5/EEPmIP8FsaYdQEMkpr0ixhIAWaUFXjGGtz2 BzbJ85BksSH8Jft1IE4zy6oksMDh6aXwfA== X-Received: by 2002:a17:90b:2282:: with SMTP id kx2mr14365377pjb.60.1624683792713; Fri, 25 Jun 2021 22:03:12 -0700 (PDT) Received: from localhost.localdomain ([71.212.149.176]) by smtp.gmail.com with ESMTPSA id c62sm7389768pfa.12.2021.06.25.22.03.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Jun 2021 22:03:12 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Subject: [PATCH v4 08/16] tcg/s390x: Implement minimal vector operations Date: Fri, 25 Jun 2021 22:02:59 -0700 Message-Id: <20210626050307.2408505-9-richard.henderson@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210626050307.2408505-1-richard.henderson@linaro.org> References: <20210626050307.2408505-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::62b; envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x62b.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: david@redhat.com Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Implementing add, sub, and, or, xor as the minimal set. This allows us to actually enable vectors in query_s390_facilities. Signed-off-by: Richard Henderson --- tcg/s390x/tcg-target.c.inc | 154 ++++++++++++++++++++++++++++++++++++- 1 file changed, 150 insertions(+), 4 deletions(-) -- 2.25.1 Reviewed-by: David Hildenbrand diff --git a/tcg/s390x/tcg-target.c.inc b/tcg/s390x/tcg-target.c.inc index 76216eb5bc..c0622daaa0 100644 --- a/tcg/s390x/tcg-target.c.inc +++ b/tcg/s390x/tcg-target.c.inc @@ -271,6 +271,14 @@ typedef enum S390Opcode { VRIc_VREP = 0xe74d, VRRa_VLR = 0xe756, + VRRc_VA = 0xe7f3, + VRRc_VCEQ = 0xe7f8, /* we leave the m5 cs field 0 */ + VRRc_VCH = 0xe7fb, /* " */ + VRRc_VCHL = 0xe7f9, /* " */ + VRRc_VN = 0xe768, + VRRc_VO = 0xe76a, + VRRc_VS = 0xe7f7, + VRRc_VX = 0xe76d, VRRf_VLVGP = 0xe762, VRSb_VLVG = 0xe722, @@ -597,6 +605,17 @@ static void tcg_out_insn_VRRa(TCGContext *s, S390Opcode op, tcg_out32(s, (op & 0x00ff) | RXB(v1, v2, 0, 0) | (m3 << 12)); } +static void tcg_out_insn_VRRc(TCGContext *s, S390Opcode op, + TCGReg v1, TCGReg v2, TCGReg v3, int m4) +{ + tcg_debug_assert(v1 >= TCG_REG_V0 && v1 <= TCG_REG_V31); + tcg_debug_assert(v2 >= TCG_REG_V0 && v2 <= TCG_REG_V31); + tcg_debug_assert(v3 >= TCG_REG_V0 && v3 <= TCG_REG_V31); + tcg_out16(s, (op & 0xff00) | ((v1 & 15) << 4) | (v2 & 15)); + tcg_out16(s, v3 << 12); + tcg_out16(s, (op & 0x00ff) | RXB(v1, v2, v3, 0) | (m4 << 12)); +} + static void tcg_out_insn_VRRf(TCGContext *s, S390Opcode op, TCGReg v1, TCGReg r2, TCGReg r3) { @@ -2604,18 +2623,145 @@ static void tcg_out_vec_op(TCGContext *s, TCGOpcode opc, unsigned vecl, unsigned vece, const TCGArg *args, const int *const_args) { - g_assert_not_reached(); + TCGType type = vecl + TCG_TYPE_V64; + TCGArg a0 = args[0], a1 = args[1], a2 = args[2]; + + switch (opc) { + case INDEX_op_ld_vec: + tcg_out_ld(s, type, a0, a1, a2); + break; + case INDEX_op_st_vec: + tcg_out_st(s, type, a0, a1, a2); + break; + case INDEX_op_dupm_vec: + tcg_out_dupm_vec(s, type, vece, a0, a1, a2); + break; + + case INDEX_op_add_vec: + tcg_out_insn(s, VRRc, VA, a0, a1, a2, vece); + break; + case INDEX_op_sub_vec: + tcg_out_insn(s, VRRc, VS, a0, a1, a2, vece); + break; + case INDEX_op_and_vec: + tcg_out_insn(s, VRRc, VN, a0, a1, a2, 0); + break; + case INDEX_op_or_vec: + tcg_out_insn(s, VRRc, VO, a0, a1, a2, 0); + break; + case INDEX_op_xor_vec: + tcg_out_insn(s, VRRc, VX, a0, a1, a2, 0); + break; + + case INDEX_op_cmp_vec: + switch ((TCGCond)args[3]) { + case TCG_COND_EQ: + tcg_out_insn(s, VRRc, VCEQ, a0, a1, a2, vece); + break; + case TCG_COND_GT: + tcg_out_insn(s, VRRc, VCH, a0, a1, a2, vece); + break; + case TCG_COND_GTU: + tcg_out_insn(s, VRRc, VCHL, a0, a1, a2, vece); + break; + default: + g_assert_not_reached(); + } + break; + + case INDEX_op_mov_vec: /* Always emitted via tcg_out_mov. */ + case INDEX_op_dup_vec: /* Always emitted via tcg_out_dup_vec. */ + default: + g_assert_not_reached(); + } } int tcg_can_emit_vec_op(TCGOpcode opc, TCGType type, unsigned vece) { - return 0; + switch (opc) { + case INDEX_op_add_vec: + case INDEX_op_sub_vec: + case INDEX_op_and_vec: + case INDEX_op_or_vec: + case INDEX_op_xor_vec: + return 1; + case INDEX_op_cmp_vec: + return -1; + default: + return 0; + } +} + +static bool expand_vec_cmp_noinv(TCGType type, unsigned vece, TCGv_vec v0, + TCGv_vec v1, TCGv_vec v2, TCGCond cond) +{ + bool need_swap = false, need_inv = false; + + switch (cond) { + case TCG_COND_EQ: + case TCG_COND_GT: + case TCG_COND_GTU: + break; + case TCG_COND_NE: + case TCG_COND_LE: + case TCG_COND_LEU: + need_inv = true; + break; + case TCG_COND_LT: + case TCG_COND_LTU: + need_swap = true; + break; + case TCG_COND_GE: + case TCG_COND_GEU: + need_swap = need_inv = true; + break; + default: + g_assert_not_reached(); + } + + if (need_inv) { + cond = tcg_invert_cond(cond); + } + if (need_swap) { + TCGv_vec t1; + t1 = v1, v1 = v2, v2 = t1; + cond = tcg_swap_cond(cond); + } + + vec_gen_4(INDEX_op_cmp_vec, type, vece, tcgv_vec_arg(v0), + tcgv_vec_arg(v1), tcgv_vec_arg(v2), cond); + + return need_inv; +} + +static void expand_vec_cmp(TCGType type, unsigned vece, TCGv_vec v0, + TCGv_vec v1, TCGv_vec v2, TCGCond cond) +{ + if (expand_vec_cmp_noinv(type, vece, v0, v1, v2, cond)) { + tcg_gen_not_vec(vece, v0, v0); + } } void tcg_expand_vec_op(TCGOpcode opc, TCGType type, unsigned vece, TCGArg a0, ...) { - g_assert_not_reached(); + va_list va; + TCGv_vec v0, v1, v2; + + va_start(va, a0); + v0 = temp_tcgv_vec(arg_temp(a0)); + v1 = temp_tcgv_vec(arg_temp(va_arg(va, TCGArg))); + v2 = temp_tcgv_vec(arg_temp(va_arg(va, TCGArg))); + + switch (opc) { + case INDEX_op_cmp_vec: + expand_vec_cmp(type, vece, v0, v1, v2, va_arg(va, TCGArg)); + break; + + default: + g_assert_not_reached(); + } + va_end(va); } static TCGConstraintSetIndex tcg_target_op_def(TCGOpcode op) @@ -2807,7 +2953,7 @@ static void query_s390_facilities(void) * There is nothing else we currently care about in the 3rd word, so * disable VECTOR with one store. */ - if (1 || !(hwcap & HWCAP_S390_VXRS)) { + if (!(hwcap & HWCAP_S390_VXRS)) { s390_facilities[2] = 0; } }