From patchwork Fri Apr 16 21:02:10 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 422658 Delivered-To: patch@linaro.org Received: by 2002:a02:6a6f:0:0:0:0:0 with SMTP id m47csp747516jaf; Fri, 16 Apr 2021 14:59:14 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzYiyTm48Z/Cl5I8ZXIVBMjJ3fayY/QbE4SXBTBeCabeyfc5sf3Ms/jPf0Q8e3BtUp49sHw X-Received: by 2002:a25:7107:: with SMTP id m7mr1868527ybc.55.1618610354575; Fri, 16 Apr 2021 14:59:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1618610354; cv=none; d=google.com; s=arc-20160816; b=Hs1JqXCeseDhdkJXl4IPv0Uc4UXBwS7Yt+wrszr5NLs/CySZHQB8U2r9xmA6qWyBSx YtsIQdf13Xs9KiNN28eZcxJ/8I9aAmQVgVaqbnOv4e9MZtol2HO1v16rEwDi54rMZA8J 09lQ2ivWnswJ0RJQ85ZegZ44IGjAWHjtf8sZbx8j7sZ/elhV2hSqscnPA22xzxRxcMWr j3RCIbPQtvGa6BPVlmoEPsNfvguXv4NHAgRSWwpt8qmPye5ypoSg1w6So+KRXArej4Ti zC/mufgwG9P/wryjpOV3cD3NY3DlJzrucR0/wvJHEbfoV5CejqjgXGdqu/7L/b68p59P qq3g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=zK5X/zS8IlLeFPtG0rq3DCnm5yvOzCFnx5s48eBO5HI=; b=sPo8IiCFlYGISon6TKTqbzNdsMTD0Mmw/dDyEKTcYI7ozmiXpMjK37kEx/0qjDc4yz GHUAyDrrYg9oEwyvLZFkmGkGF3aBlyzao88MOaBzhWkz8M31wxrdA2vrYmEKK+iYdAo7 aXaXf9RW7gF0Zm6iBUiz6Kxea2MBQrmlaUA73uYw0XTsYKpH1BmSyIlVHel5/30Xw+hM UN7vMKV+UW+ydUwfolXmL3peauWxCYhlC3GGmPM7SO/hFiQIcS9u2Sj94FexsdUhuaVK dGeECbxahJ3pfWwdD1mDc4QJVrrQLnTTZQcIZphMb3r5TytDP6GwEZCIynL8f4gVD8Yx MYHw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=mJXeLb7U; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id g206si6228583ybg.281.2021.04.16.14.59.14 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Fri, 16 Apr 2021 14:59:14 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=mJXeLb7U; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:42522 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1lXWUb-0008QB-VU for patch@linaro.org; Fri, 16 Apr 2021 17:59:13 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:45028) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1lXVdY-0005p4-7Q for qemu-devel@nongnu.org; Fri, 16 Apr 2021 17:04:24 -0400 Received: from mail-pf1-x42c.google.com ([2607:f8b0:4864:20::42c]:37479) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1lXVdF-0001hm-8R for qemu-devel@nongnu.org; Fri, 16 Apr 2021 17:04:23 -0400 Received: by mail-pf1-x42c.google.com with SMTP id o123so19143535pfb.4 for ; Fri, 16 Apr 2021 14:04:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=zK5X/zS8IlLeFPtG0rq3DCnm5yvOzCFnx5s48eBO5HI=; b=mJXeLb7UUJXY8c+Pd7I54W4wnXKiMtEn1h6r82o5xJIX1Y0A1/GiF/iVpOAWG5bnQ6 lUtSVc2rPlszZNzbgsm1CiM22NSgtOMUAe+Vlzk8WybDhMUtL3N/4l6i/3rhRnMiN3Gx RQfbELqS/OtkUA9qcL6TDHLozPWrZUNa+JACERWZhWavWCiYq8guRChT/XGTAz5iE5iX jO9W6wRkmFWBXamjx1Jfi92eGBWRHHtEzGG30Tz5yBzjvpuqOjDjufp4m/nGMQceTEkd VggXO75ypNxg48xApu8axpfaOgQ+1U9Xs1cUWXjKjhSiRv8oQHdweig1fX95pVc3bVcS IZ9A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=zK5X/zS8IlLeFPtG0rq3DCnm5yvOzCFnx5s48eBO5HI=; b=gcwrb4ZhY9CdA7lFQvYt8haEZm9cmSDjUgnk8oPvi7k1Rvuz+zg1f/FKHmW4rhsZKy JKR5DQFaE2KSjcZVNm/UNV4CBH6RwoJDKg4mb+mPJfuoBfk831QezxWKJ4y/e3HeoPF5 Jr1CVsnvHXmTceV5Ttlsq9eYJA/THENu6MgD1BbZfn0WoMSqqpIOjgEqUHqE/AVIOOf9 5bjwjuOYcQ57UN/u+4CAYSGVu7jykKbuea+WnVWoaMQmKxYm2/tnwm6dRG/NWO/3XhRz beL3tRyYymKn9BhAeR445IZU+6VQc7TjJlzAlJhxH2HfrnLRoXLbEVcB+1A7CP53WOmz P8PA== X-Gm-Message-State: AOAM5338Fdbb/4LGgm/zHoAL/PaWce6BPllhstZuBCEU+5q4f3udA/D9 0k0L85p5iukDs0q6IiHL7/grE249gyrdlA== X-Received: by 2002:a63:575b:: with SMTP id h27mr883629pgm.180.1618607042874; Fri, 16 Apr 2021 14:04:02 -0700 (PDT) Received: from localhost.localdomain ([71.212.131.83]) by smtp.gmail.com with ESMTPSA id m9sm5766734pgt.65.2021.04.16.14.04.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 16 Apr 2021 14:04:02 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Subject: [PATCH v5 51/81] target/arm: Split out formats for 3 vectors + 1 index Date: Fri, 16 Apr 2021 14:02:10 -0700 Message-Id: <20210416210240.1591291-52-richard.henderson@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210416210240.1591291-1-richard.henderson@linaro.org> References: <20210416210240.1591291-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::42c; envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x42c.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: qemu-arm@nongnu.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Used by FMLA and DOT, but will shortly be used more. Split FMLA from FMLS to avoid an extra sub field; similarly for SDOT from UDOT. Signed-off-by: Richard Henderson --- target/arm/sve.decode | 29 +++++++++++++++++++---------- target/arm/translate-sve.c | 38 ++++++++++++++++++++++++++++---------- 2 files changed, 47 insertions(+), 20 deletions(-) -- 2.25.1 diff --git a/target/arm/sve.decode b/target/arm/sve.decode index a504b55dad..74ac72bdbd 100644 --- a/target/arm/sve.decode +++ b/target/arm/sve.decode @@ -73,6 +73,7 @@ &rprr_s rd pg rn rm s &rprr_esz rd pg rn rm esz &rrrr_esz rd ra rn rm esz +&rrxr_esz rd rn rm ra index esz &rprrr_esz rd pg rn rm ra esz &rpri_esz rd pg rn imm esz &ptrue rd esz pat s @@ -252,6 +253,14 @@ @rrx_2 ........ .. . index:2 rm:3 ...... rn:5 rd:5 &rrx_esz @rrx_1 ........ .. . index:1 rm:4 ...... rn:5 rd:5 &rrx_esz +# Three registers and a scalar by N-bit index +@rrxr_3 ........ .. . .. rm:3 ...... rn:5 rd:5 \ + &rrxr_esz ra=%reg_movprfx index=%index3_22_19 +@rrxr_2 ........ .. . index:2 rm:3 ...... rn:5 rd:5 \ + &rrxr_esz ra=%reg_movprfx +@rrxr_1 ........ .. . index:1 rm:4 ...... rn:5 rd:5 \ + &rrxr_esz ra=%reg_movprfx + ########################################################################### # Instruction patterns. Grouped according to the SVE encodingindex.xhtml. @@ -767,10 +776,10 @@ DOT_zzzz 01000100 1 sz:1 0 rm:5 00000 u:1 rn:5 rd:5 \ ra=%reg_movprfx # SVE integer dot product (indexed) -DOT_zzxw 01000100 101 index:2 rm:3 00000 u:1 rn:5 rd:5 \ - sz=0 ra=%reg_movprfx -DOT_zzxw 01000100 111 index:1 rm:4 00000 u:1 rn:5 rd:5 \ - sz=1 ra=%reg_movprfx +SDOT_zzxw_s 01000100 10 1 ..... 000000 ..... ..... @rrxr_2 esz=2 +SDOT_zzxw_d 01000100 11 1 ..... 000000 ..... ..... @rrxr_1 esz=3 +UDOT_zzxw_s 01000100 10 1 ..... 000001 ..... ..... @rrxr_2 esz=2 +UDOT_zzxw_d 01000100 11 1 ..... 000001 ..... ..... @rrxr_1 esz=3 # SVE floating-point complex add (predicated) FCADD 01100100 esz:2 00000 rot:1 100 pg:3 rm:5 rd:5 \ @@ -789,12 +798,12 @@ FCMLA_zzxz 01100100 11 1 index:1 rm:4 0001 rot:2 rn:5 rd:5 \ ### SVE FP Multiply-Add Indexed Group # SVE floating-point multiply-add (indexed) -FMLA_zzxz 01100100 0.1 .. rm:3 00000 sub:1 rn:5 rd:5 \ - ra=%reg_movprfx index=%index3_22_19 esz=1 -FMLA_zzxz 01100100 101 index:2 rm:3 00000 sub:1 rn:5 rd:5 \ - ra=%reg_movprfx esz=2 -FMLA_zzxz 01100100 111 index:1 rm:4 00000 sub:1 rn:5 rd:5 \ - ra=%reg_movprfx esz=3 +FMLA_zzxz 01100100 0. 1 ..... 000000 ..... ..... @rrxr_3 esz=1 +FMLA_zzxz 01100100 10 1 ..... 000000 ..... ..... @rrxr_2 esz=2 +FMLA_zzxz 01100100 11 1 ..... 000000 ..... ..... @rrxr_1 esz=3 +FMLS_zzxz 01100100 0. 1 ..... 000001 ..... ..... @rrxr_3 esz=1 +FMLS_zzxz 01100100 10 1 ..... 000001 ..... ..... @rrxr_2 esz=2 +FMLS_zzxz 01100100 11 1 ..... 000001 ..... ..... @rrxr_1 esz=3 ### SVE FP Multiply Indexed Group diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c index ffae6884d2..2eb21b28e1 100644 --- a/target/arm/translate-sve.c +++ b/target/arm/translate-sve.c @@ -3813,26 +3813,34 @@ static bool trans_DOT_zzzz(DisasContext *s, arg_DOT_zzzz *a) return true; } -static bool trans_DOT_zzxw(DisasContext *s, arg_DOT_zzxw *a) +static bool do_zzxz_ool(DisasContext *s, arg_rrxr_esz *a, + gen_helper_gvec_4 *fn) { - static gen_helper_gvec_4 * const fns[2][2] = { - { gen_helper_gvec_sdot_idx_b, gen_helper_gvec_sdot_idx_h }, - { gen_helper_gvec_udot_idx_b, gen_helper_gvec_udot_idx_h } - }; - + if (fn == NULL) { + return false; + } if (sve_access_check(s)) { - gen_gvec_ool_zzzz(s, fns[a->u][a->sz], a->rd, a->rn, a->rm, - a->ra, a->index); + gen_gvec_ool_zzzz(s, fn, a->rd, a->rn, a->rm, a->ra, a->index); } return true; } +#define DO_RRXR(NAME, FUNC) \ + static bool NAME(DisasContext *s, arg_rrxr_esz *a) \ + { return do_zzxz_ool(s, a, FUNC); } + +DO_RRXR(trans_SDOT_zzxw_s, gen_helper_gvec_sdot_idx_b) +DO_RRXR(trans_SDOT_zzxw_d, gen_helper_gvec_sdot_idx_h) +DO_RRXR(trans_UDOT_zzxw_s, gen_helper_gvec_udot_idx_b) +DO_RRXR(trans_UDOT_zzxw_d, gen_helper_gvec_udot_idx_h) + +#undef DO_RRXR /* *** SVE Floating Point Multiply-Add Indexed Group */ -static bool trans_FMLA_zzxz(DisasContext *s, arg_FMLA_zzxz *a) +static bool do_FMLA_zzxz(DisasContext *s, arg_rrxr_esz *a, bool sub) { static gen_helper_gvec_4_ptr * const fns[3] = { gen_helper_gvec_fmla_idx_h, @@ -3847,13 +3855,23 @@ static bool trans_FMLA_zzxz(DisasContext *s, arg_FMLA_zzxz *a) vec_full_reg_offset(s, a->rn), vec_full_reg_offset(s, a->rm), vec_full_reg_offset(s, a->ra), - status, vsz, vsz, (a->index << 1) | a->sub, + status, vsz, vsz, (a->index << 1) | sub, fns[a->esz - 1]); tcg_temp_free_ptr(status); } return true; } +static bool trans_FMLA_zzxz(DisasContext *s, arg_FMLA_zzxz *a) +{ + return do_FMLA_zzxz(s, a, false); +} + +static bool trans_FMLS_zzxz(DisasContext *s, arg_FMLA_zzxz *a) +{ + return do_FMLA_zzxz(s, a, true); +} + /* *** SVE Floating Point Multiply Indexed Group */