[PULL,11/38] tcg/tci: Reuse tci_args_l for calls.

Message ID	20210317153444.310566-12-richard.henderson@linaro.org
State	Accepted
Commit	2ed8a3819219d3e0d57ec3990760b9d9fcece00b
Headers	show Delivered-To: patch@linaro.org Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; From: Richard Henderson <richard.henderson@linaro.org> To: qemu-devel@nongnu.org Subject: [PULL 11/38] tcg/tci: Reuse tci_args_l for calls. Date: Wed, 17 Mar 2021 09:34:17 -0600 Message-Id: <20210317153444.310566-12-richard.henderson@linaro.org> In-Reply-To: <20210317153444.310566-1-richard.henderson@linaro.org> References: <20210317153444.310566-1-richard.henderson@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2607:f8b0:4864:20::234; envelope-from=richard.henderson@linaro.org; helo=mail-oi1-x234.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action Precedence: list Cc: peter.maydell@linaro.org, =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <f4bug@amsat.org> Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" <qemu-devel-bounces+patch=linaro.org@nongnu.org>
Series	tcg patch queue for 6.0 \| expand [PULL,00/38] tcg patch queue for 6.0 [PULL,01/38] tcg/tci: Remove ifdefs for TCG_TARGET_HAS_ext32[us]_i64 [PULL,02/38] tcg/tci: Rename tci_read_r to tci_read_rval [PULL,03/38] tcg/tci: Split out tci_args_rrs [PULL,04/38] tcg/tci: Split out tci_args_rr [PULL,05/38] tcg/tci: Split out tci_args_rrr [PULL,06/38] tcg/tci: Split out tci_args_rrrc [PULL,07/38] tcg/tci: Split out tci_args_l [PULL,08/38] tcg/tci: Split out tci_args_rrrrrc [PULL,09/38] tcg/tci: Split out tci_args_rrcl and tci_args_rrrrcl [PULL,10/38] tcg/tci: Split out tci_args_ri and tci_args_rI [PULL,11/38] tcg/tci: Reuse tci_args_l for calls. [PULL,12/38] tcg/tci: Reuse tci_args_l for exit_tb [PULL,13/38] tcg/tci: Reuse tci_args_l for goto_tb [PULL,14/38] tcg/tci: Split out tci_args_rrrrrr [PULL,15/38] tcg/tci: Split out tci_args_rrrr [PULL,16/38] tcg/tci: Clean up deposit operations [PULL,17/38] tcg/tci: Reduce qemu_ld/st TCGMemOpIdx operand to 32-bits [PULL,18/38] tcg/tci: Split out tci_args_{rrm,rrrm,rrrrm} [PULL,19/38] tcg/tci: Hoist op_size checking into tci_args_* [PULL,20/38] tcg/tci: Remove tci_disas [PULL,21/38] tcg/tci: Implement the disassembler properly [PULL,22/38] tcg/tci: Push opcode emit into each case [PULL,23/38] tcg/tci: Split out tcg_out_op_rrs [PULL,24/38] tcg/tci: Split out tcg_out_op_l [PULL,25/38] tcg/tci: Split out tcg_out_op_p [PULL,26/38] tcg/tci: Split out tcg_out_op_rr [PULL,27/38] tcg/tci: Split out tcg_out_op_rrr [PULL,28/38] tcg/tci: Split out tcg_out_op_rrrc [PULL,29/38] tcg/tci: Split out tcg_out_op_rrrrrc [PULL,30/38] tcg/tci: Split out tcg_out_op_rrrbb [PULL,31/38] tcg/tci: Split out tcg_out_op_rrcl [PULL,32/38] tcg/tci: Split out tcg_out_op_rrrrrr [PULL,33/38] tcg/tci: Split out tcg_out_op_rrrr [PULL,34/38] tcg/tci: Split out tcg_out_op_rrrrcl [PULL,35/38] tcg/tci: Split out tcg_out_op_{rrm,rrrm,rrrrm} [PULL,36/38] tcg/tci: Split out tcg_out_op_v [PULL,37/38] tcg/tci: Split out tcg_out_op_r[iI] [PULL,38/38] tcg: Fix prototypes for tcg_out_vec_op and tcg_out_op

Message ID

20210317153444.310566-12-richard.henderson@linaro.org

State

Accepted

Commit

2ed8a3819219d3e0d57ec3990760b9d9fcece00b

Headers

Received-SPF: pass (google.com: domain of
	qemu-devel-bounces+patch=linaro.org@nongnu.org designates
	209.51.188.17 as permitted sender) client-ip=209.51.188.17; 
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PULL 11/38] tcg/tci: Reuse tci_args_l for calls.
Date: Wed, 17 Mar 2021 09:34:17 -0600
Message-Id: <20210317153444.310566-12-richard.henderson@linaro.org>
In-Reply-To: <20210317153444.310566-1-richard.henderson@linaro.org>
References: <20210317153444.310566-1-richard.henderson@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::234;
	envelope-from=richard.henderson@linaro.org;
	helo=mail-oi1-x234.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
	DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
	RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
	SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: peter.maydell@linaro.org, =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?=
	<f4bug@amsat.org>
Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+patch=linaro.org@nongnu.org>

Series

tcg patch queue for 6.0 | expand

Commit Message

Richard Henderson March 17, 2021, 3:34 p.m. UTC

Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>

---
 tcg/tci.c | 38 +++++++++++++++++++-------------------
 1 file changed, 19 insertions(+), 19 deletions(-)

-- 
2.25.1

diff --git a/tcg/tci.c b/tcg/tci.c
index 9bb529c5ae..0f8f606808 100644
--- a/tcg/tci.c
+++ b/tcg/tci.c
@@ -437,30 +437,30 @@  uintptr_t QEMU_DISABLE_CFI tcg_qemu_tb_exec(CPUArchState *env,
 
         switch (opc) {
         case INDEX_op_call:
-            t0 = tci_read_i(&tb_ptr);
+            tci_args_l(&tb_ptr, &ptr);
             tci_tb_ptr = (uintptr_t)tb_ptr;
 #if TCG_TARGET_REG_BITS == 32
-            tmp64 = ((helper_function)t0)(tci_read_reg(regs, TCG_REG_R0),
-                                          tci_read_reg(regs, TCG_REG_R1),
-                                          tci_read_reg(regs, TCG_REG_R2),
-                                          tci_read_reg(regs, TCG_REG_R3),
-                                          tci_read_reg(regs, TCG_REG_R4),
-                                          tci_read_reg(regs, TCG_REG_R5),
-                                          tci_read_reg(regs, TCG_REG_R6),
-                                          tci_read_reg(regs, TCG_REG_R7),
-                                          tci_read_reg(regs, TCG_REG_R8),
-                                          tci_read_reg(regs, TCG_REG_R9),
-                                          tci_read_reg(regs, TCG_REG_R10),
-                                          tci_read_reg(regs, TCG_REG_R11));
+            tmp64 = ((helper_function)ptr)(tci_read_reg(regs, TCG_REG_R0),
+                                           tci_read_reg(regs, TCG_REG_R1),
+                                           tci_read_reg(regs, TCG_REG_R2),
+                                           tci_read_reg(regs, TCG_REG_R3),
+                                           tci_read_reg(regs, TCG_REG_R4),
+                                           tci_read_reg(regs, TCG_REG_R5),
+                                           tci_read_reg(regs, TCG_REG_R6),
+                                           tci_read_reg(regs, TCG_REG_R7),
+                                           tci_read_reg(regs, TCG_REG_R8),
+                                           tci_read_reg(regs, TCG_REG_R9),
+                                           tci_read_reg(regs, TCG_REG_R10),
+                                           tci_read_reg(regs, TCG_REG_R11));
             tci_write_reg(regs, TCG_REG_R0, tmp64);
             tci_write_reg(regs, TCG_REG_R1, tmp64 >> 32);
 #else
-            tmp64 = ((helper_function)t0)(tci_read_reg(regs, TCG_REG_R0),
-                                          tci_read_reg(regs, TCG_REG_R1),
-                                          tci_read_reg(regs, TCG_REG_R2),
-                                          tci_read_reg(regs, TCG_REG_R3),
-                                          tci_read_reg(regs, TCG_REG_R4),
-                                          tci_read_reg(regs, TCG_REG_R5));
+            tmp64 = ((helper_function)ptr)(tci_read_reg(regs, TCG_REG_R0),
+                                           tci_read_reg(regs, TCG_REG_R1),
+                                           tci_read_reg(regs, TCG_REG_R2),
+                                           tci_read_reg(regs, TCG_REG_R3),
+                                           tci_read_reg(regs, TCG_REG_R4),
+                                           tci_read_reg(regs, TCG_REG_R5));
             tci_write_reg(regs, TCG_REG_R0, tmp64);
 #endif
             break;

[PULL,11/38] tcg/tci: Reuse tci_args_l for calls.

Commit Message

Patch