From patchwork Tue Mar 9 16:20:04 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 396045 Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp2795325jai; Tue, 9 Mar 2021 09:57:22 -0800 (PST) X-Google-Smtp-Source: ABdhPJxyXZKV0R+gdsJn0MJPD3KShSWRy3ZEfemcTFGK+XksORyjKgFUscNmtUtn16vVXGU+nVFo X-Received: by 2002:a25:e08b:: with SMTP id x133mr41358215ybg.138.1615312642447; Tue, 09 Mar 2021 09:57:22 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1615312642; cv=none; d=google.com; s=arc-20160816; b=tMtVCHsRWfHsybBvAWOPEKlRtzKt22ChEUixhvC35lTkQCUxZuzBIKaAShAK8eom7A J9NARrcrUYb6TAQ/xsyOocT1eSOTsXJxoYZK2ppM+06Mfrk+zfGjWPjSYjg11MyexwNN fZ/rVLnH0+cwxCdaW7trQBQXEECwAyploTcU41JvLw06gYTe4TY3+LEF1KXgmCQUiajR WdQfhY+cBd5CL3cCyqhIOOR1Ouv+vB38r3s+zRRdx7Q9czjQPesvZjDcgto4XQK+CXUR HOPJgeU+cfDXvU8t72IzPCWx5+IbIxJtVTtiZJ0o0lfoGFWIet4Nb+cuqwFGsdTX+wAm fX1Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=Hd9WE+PagjBcQKfB5basSfMLdVZ3AAupsplglzUvPSg=; b=jrT+8sBvwRKaWQ4hoKSOw+h30Uc6J2acuHYs+gBtyi2XMwN5o3NrX+wc0HGFEF/7Lc c3xR1dUkoA18aV1//Pyfr0hujavpPZ9yfPEh8KNkKOqpvTnr3NCF0hf7ooAQALGyh3Fm 6RsqhF6QpiXFj9KRg5lz8gZBUU/OQUWr58YgA+v+QDVtd7aCtrV5zUGdAcIr1W79OFfn M0c1lHw+YjGDj1kCy71Jp8drDo5NCFXPf82haBUFEHSIRsEtv0TikA19bfLRmeSd/QfZ lXssMcOm40uDnT7mN96ySWTFTXZYRSaXKEd83NcJHLwnoPto4va9awgQgTuJYjkuMFV1 t0RA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wkzuxtEK; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id f130si16848147ybg.79.2021.03.09.09.57.22 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Tue, 09 Mar 2021 09:57:22 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=wkzuxtEK; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:48912 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1lJgbh-0001Id-Or for patch@linaro.org; Tue, 09 Mar 2021 12:57:21 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:46582) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1lJf7W-000088-Vl for qemu-devel@nongnu.org; Tue, 09 Mar 2021 11:22:07 -0500 Received: from mail-oi1-x231.google.com ([2607:f8b0:4864:20::231]:41373) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1lJf7R-0002jl-T8 for qemu-devel@nongnu.org; Tue, 09 Mar 2021 11:22:06 -0500 Received: by mail-oi1-x231.google.com with SMTP id y131so12657590oia.8 for ; Tue, 09 Mar 2021 08:22:01 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Hd9WE+PagjBcQKfB5basSfMLdVZ3AAupsplglzUvPSg=; b=wkzuxtEK7luGbXzArxop8L2YAqXPwJj30XO+XdjUasAVq9Zq8zR2CA4DrYaD30uRSP /6BhRwl68BcM+mA+zgQL89lAZG8BZcCbhKN+ZXCrxrioWFf9aXZTxqiJw5EXSO7WZCi1 BABFSH+NxZVpaUW+vOPXSF5O9T6EaSdYjK51VyApJFGenlPK6iTnFkRYl4n6s/FDyxRf a426mkfwpVG91J8VLa+VxyYTVhRHP1nSfkY9EaXt9suUBOBf9iqImbuT3Lzc+Z3zFAVR H+sMeYAOXlBBzAP7FF62YFG8Bq2Ker/ip1zqKTjNX+adHOfeYmX0PZ4Pva3gLcktA8qC Y7Rw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Hd9WE+PagjBcQKfB5basSfMLdVZ3AAupsplglzUvPSg=; b=B8Fh8tL+NV2hox8OGKqvWvaja0zGUoOEyN+/JkSdz779vQVfIqUdZJvJ9eWdao0K4I og/r6U0cZPhZMlzLKY5j8nFJS4ExePeyRZkaKG6GeZtKggUFISlmzU4rcsCJ/Tfi5uP0 1GaWwflYBdsZV5qn4RyibQZtR1PPVsk+m+LrPKkLiVaUOtQRFy3/BScbmMq1MErEt+/X DiwMojj1qVSmgLfzRCoUy8WXA1Z9kxdw7A4HtCpQ+kuPSfsX7IJiVQUaeVef3bPHJ5UX lY17mKGtrsmKE+Um3YUnsA/VcAX9+8BoCdH71miB9Fu9SI6WTKoP2zQQtcwOHXQ6kHOQ gFrQ== X-Gm-Message-State: AOAM531EO7qSVHTdCGfXZly7z5dUvdqFyWSjyHo0t1TJJIBPd/n1B9Jh uaqAkfDmMCtHwfHbY3VQ3QsDIitb3IaZZnjT X-Received: by 2002:a05:6808:148a:: with SMTP id e10mr3145299oiw.138.1615306920747; Tue, 09 Mar 2021 08:22:00 -0800 (PST) Received: from localhost.localdomain (fixed-187-189-51-144.totalplay.net. [187.189.51.144]) by smtp.gmail.com with ESMTPSA id u19sm3470898ote.15.2021.03.09.08.21.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Mar 2021 08:22:00 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Subject: [PATCH v4 41/78] target/arm: Implement SVE2 RSUBHNB, RSUBHNT Date: Tue, 9 Mar 2021 08:20:04 -0800 Message-Id: <20210309162041.23124-42-richard.henderson@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210309162041.23124-1-richard.henderson@linaro.org> References: <20210309162041.23124-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::231; envelope-from=richard.henderson@linaro.org; helo=mail-oi1-x231.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org, qemu-arm@nongnu.org, alex.bennee@linaro.org, Stephen Long Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" From: Stephen Long This completes the section 'SVE2 integer add/subtract narrow high part' Signed-off-by: Stephen Long Message-Id: <20200417162231.10374-5-steplong@quicinc.com> Signed-off-by: Richard Henderson --- v2: Fix round bit type (laurent desnogues) --- target/arm/helper-sve.h | 8 ++++++++ target/arm/sve.decode | 2 ++ target/arm/sve_helper.c | 10 ++++++++++ target/arm/translate-sve.c | 2 ++ 4 files changed, 22 insertions(+) -- 2.25.1 diff --git a/target/arm/helper-sve.h b/target/arm/helper-sve.h index 3642e7c820..98e6b57e38 100644 --- a/target/arm/helper-sve.h +++ b/target/arm/helper-sve.h @@ -2533,6 +2533,14 @@ DEF_HELPER_FLAGS_4(sve2_subhnt_h, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32) DEF_HELPER_FLAGS_4(sve2_subhnt_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32) DEF_HELPER_FLAGS_4(sve2_subhnt_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_4(sve2_rsubhnb_h, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_4(sve2_rsubhnb_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_4(sve2_rsubhnb_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32) + +DEF_HELPER_FLAGS_4(sve2_rsubhnt_h, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_4(sve2_rsubhnt_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_4(sve2_rsubhnt_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32) + DEF_HELPER_FLAGS_5(sve2_match_ppzz_b, TCG_CALL_NO_RWG, i32, ptr, ptr, ptr, ptr, i32) DEF_HELPER_FLAGS_5(sve2_match_ppzz_h, TCG_CALL_NO_RWG, diff --git a/target/arm/sve.decode b/target/arm/sve.decode index c68bfcf6ed..388bf92acf 100644 --- a/target/arm/sve.decode +++ b/target/arm/sve.decode @@ -1328,6 +1328,8 @@ RADDHNB 01000101 .. 1 ..... 011 010 ..... ..... @rd_rn_rm RADDHNT 01000101 .. 1 ..... 011 011 ..... ..... @rd_rn_rm SUBHNB 01000101 .. 1 ..... 011 100 ..... ..... @rd_rn_rm SUBHNT 01000101 .. 1 ..... 011 101 ..... ..... @rd_rn_rm +RSUBHNB 01000101 .. 1 ..... 011 110 ..... ..... @rd_rn_rm +RSUBHNT 01000101 .. 1 ..... 011 111 ..... ..... @rd_rn_rm ### SVE2 Character Match diff --git a/target/arm/sve_helper.c b/target/arm/sve_helper.c index 229dde282e..860ab564cd 100644 --- a/target/arm/sve_helper.c +++ b/target/arm/sve_helper.c @@ -2137,6 +2137,7 @@ void HELPER(NAME)(void *vd, void *vn, void *vm, uint32_t desc) \ #define DO_ADDHN(N, M, SH) ((N + M) >> SH) #define DO_RADDHN(N, M, SH) ((N + M + ((__typeof(N))1 << (SH - 1))) >> SH) #define DO_SUBHN(N, M, SH) ((N - M) >> SH) +#define DO_RSUBHN(N, M, SH) ((N - M + ((__typeof(N))1 << (SH - 1))) >> SH) DO_BINOPNB(sve2_addhnb_h, uint16_t, uint8_t, 8, DO_ADDHN) DO_BINOPNB(sve2_addhnb_s, uint32_t, uint16_t, 16, DO_ADDHN) @@ -2162,6 +2163,15 @@ DO_BINOPNT(sve2_subhnt_h, uint16_t, uint8_t, 8, H1_2, H1, DO_SUBHN) DO_BINOPNT(sve2_subhnt_s, uint32_t, uint16_t, 16, H1_4, H1_2, DO_SUBHN) DO_BINOPNT(sve2_subhnt_d, uint64_t, uint32_t, 32, , H1_4, DO_SUBHN) +DO_BINOPNB(sve2_rsubhnb_h, uint16_t, uint8_t, 8, DO_RSUBHN) +DO_BINOPNB(sve2_rsubhnb_s, uint32_t, uint16_t, 16, DO_RSUBHN) +DO_BINOPNB(sve2_rsubhnb_d, uint64_t, uint32_t, 32, DO_RSUBHN) + +DO_BINOPNT(sve2_rsubhnt_h, uint16_t, uint8_t, 8, H1_2, H1, DO_RSUBHN) +DO_BINOPNT(sve2_rsubhnt_s, uint32_t, uint16_t, 16, H1_4, H1_2, DO_RSUBHN) +DO_BINOPNT(sve2_rsubhnt_d, uint64_t, uint32_t, 32, , H1_4, DO_RSUBHN) + +#undef DO_RSUBHN #undef DO_SUBHN #undef DO_RADDHN #undef DO_ADDHN diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c index 792ec38cb0..08622432bd 100644 --- a/target/arm/translate-sve.c +++ b/target/arm/translate-sve.c @@ -7480,6 +7480,8 @@ DO_SVE2_ZZZ_NARROW(RADDHNT, raddhnt) DO_SVE2_ZZZ_NARROW(SUBHNB, subhnb) DO_SVE2_ZZZ_NARROW(SUBHNT, subhnt) +DO_SVE2_ZZZ_NARROW(RSUBHNB, rsubhnb) +DO_SVE2_ZZZ_NARROW(RSUBHNT, rsubhnt) static bool do_sve2_ppzz_flags(DisasContext *s, arg_rprr_esz *a, gen_helper_gvec_flags_4 *fn)