From patchwork Tue Mar 9 16:19:26 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 396007 Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp2737782jai; Tue, 9 Mar 2021 08:43:05 -0800 (PST) X-Google-Smtp-Source: ABdhPJwdNbExxcZI9zb8i4oep5uQ90+ZYZV/jXXwgRvFqsl3xmvvoyZfK+ItXT4o2WGvTURLNlnP X-Received: by 2002:a92:d201:: with SMTP id y1mr26500160ily.129.1615308185888; Tue, 09 Mar 2021 08:43:05 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1615308185; cv=none; d=google.com; s=arc-20160816; b=AwkmaOvPn5Cv2RCCsA9MH4MD/ViiKPu4Nj/HMYfoO2DpjfzALfsgbLD6ODYpLjziLZ VfDo6k7XQMNTT8XGPSKROjnMfFWFEanCPGdfovEMpX92nOgixBv7uPMILaGxktsA+K8e QfxdlJdxv/W6b37BDdZ4N9lwMRe/VSMdyBdhNpqIt+yi6lcNsnLhwDRQcJjWVPto9PYr hUuslJ54Y5kKPzWPA14tgO+XZ7S7zhKxyv5A9IbX5ZqbcwQuumYuYWA5y5s2L5uCoVWN uKyhJ/qLQ4oxiAVN2P79Ox6dIoQxVn+p8mPUdAawQXjnajDDo/yt3mB7Arzw2/UL/Etd dOTQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=hxGq0ZhXNKQdyORVC2X6O56UWpurZDIjXhlbnnV/c4c=; b=TrzJPMJybr+/fIwBP8s4nQjtENVyHr5qdJNOBxCLBpMX7MqGwXuiffzTDgvy1eXY2n 9o533wduOJ6EoX1Qt0yUaGffjnv7+nbp3uN1ioCQ69yuwT9wlAB1NtHVxOt+DQuEGNd2 vjqpkRm5lBtYU/jrV8cbhRorxmFZhGRPrBW6KnSAcCCI5bZW0ZPmL/Y4/PHCi+T6nHHu +1nkqobPCxbSa31/fL5UZ2Vz2Tz9LrbLQXTnjs1dbINPNanMsv6s8RA64VVbbHFcinaB W/qtwf+mGWVa+1cIakee2XaiJ4FsXPI+HLaf+YCRd4Ju7Q2iO/w2gRjXFmroFJ7Qi4dL ipCA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=vEHxcwsl; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id c6si14334260jag.27.2021.03.09.08.43.05 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Tue, 09 Mar 2021 08:43:05 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=vEHxcwsl; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:46156 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1lJfRp-0002LX-3E for patch@linaro.org; Tue, 09 Mar 2021 11:43:05 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:45158) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1lJf6M-0006w8-CY for qemu-devel@nongnu.org; Tue, 09 Mar 2021 11:20:54 -0500 Received: from mail-oi1-x232.google.com ([2607:f8b0:4864:20::232]:39498) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1lJf6F-0002O5-Tl for qemu-devel@nongnu.org; Tue, 09 Mar 2021 11:20:54 -0500 Received: by mail-oi1-x232.google.com with SMTP id z126so15523020oiz.6 for ; Tue, 09 Mar 2021 08:20:47 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=hxGq0ZhXNKQdyORVC2X6O56UWpurZDIjXhlbnnV/c4c=; b=vEHxcwsll2OL7B4wPd2UzdoCTPKBWqQo/x+vErN644MUv7skSxqY7aJZPou+AchHhj aYP6/qI7RrQT6wz/qAJFO6Mmauvg+IAUeFWokO4paRD5dZb/Zy7ewl2+k/3KA90Sqz2m lZsRoBqghk8KLKFG3i2FuewlLQCNMqtdRz8J1e/QVSUxrMVMAfQvOgV5V+PDrV+jTyr1 BeLD+Z/CZTZYzWQXT148bmupu2rPgwcRLfWZULQHQH8LEuBSY/nHUsv8mHzd98s8xDym xvJcc0byCZ0V+U9b8tEoJBppsUVlfmkT3+36+EVWAYggnVff7cDjzu+uKE8fZ59SeYsp K1uQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=hxGq0ZhXNKQdyORVC2X6O56UWpurZDIjXhlbnnV/c4c=; b=q5Q4Y9ZrIDD8dMYrsQG13p0mFKfbgqaj/jx4S16HT/jipFHLN+IbBTcs+XtGqZZQ4J gBpQPwbw7BKWpkKaYzVoa7WxmCDl3MMCG7xsYAS+26snu32X2cgsXWIRJ8dp+5r2a3aE lJfa32HuhHCN/hsPclKJBv3SHu1hfW4CLHZkaAIbQmLqeltDK+1dMC3Ob32y1Tuufn+A 7jJuc0ic51Ifc4YcKOMCX9FLv8YBLoSR1IzRIpT/riV0mxI+wrpGuHzQj8buOJ3QvMti 9IKSekorkrj78o8K11QF6hSkmuDcv/e092U6xcJl+YKu0GY4dgQ86T7irbxEEJlGwsYZ QJyg== X-Gm-Message-State: AOAM532zp1asQp3IbZ6mhqGS+8GilDkZCzyqCLcewEhD49NUTlqyKmPb oubBqHzbZdwKUg1dO4LPHiZ+hJwl7tevlBg3 X-Received: by 2002:aca:482:: with SMTP id 124mr1517622oie.21.1615306846873; Tue, 09 Mar 2021 08:20:46 -0800 (PST) Received: from localhost.localdomain (fixed-187-189-51-144.totalplay.net. [187.189.51.144]) by smtp.gmail.com with ESMTPSA id v23sm2516474ots.63.2021.03.09.08.20.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Mar 2021 08:20:46 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Subject: [PATCH v4 03/78] target/arm: Implement SVE2 integer pairwise add and accumulate long Date: Tue, 9 Mar 2021 08:19:26 -0800 Message-Id: <20210309162041.23124-4-richard.henderson@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210309162041.23124-1-richard.henderson@linaro.org> References: <20210309162041.23124-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::232; envelope-from=richard.henderson@linaro.org; helo=mail-oi1-x232.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org, qemu-arm@nongnu.org, alex.bennee@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Signed-off-by: Richard Henderson --- target/arm/helper-sve.h | 14 ++++++++++++ target/arm/sve.decode | 5 +++++ target/arm/sve_helper.c | 44 ++++++++++++++++++++++++++++++++++++++ target/arm/translate-sve.c | 39 +++++++++++++++++++++++++++++++++ 4 files changed, 102 insertions(+) -- 2.25.1 diff --git a/target/arm/helper-sve.h b/target/arm/helper-sve.h index e4cadd2a65..b2a274b40b 100644 --- a/target/arm/helper-sve.h +++ b/target/arm/helper-sve.h @@ -158,6 +158,20 @@ DEF_HELPER_FLAGS_5(sve_umulh_zpzz_s, TCG_CALL_NO_RWG, DEF_HELPER_FLAGS_5(sve_umulh_zpzz_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_5(sve2_sadalp_zpzz_h, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_5(sve2_sadalp_zpzz_s, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_5(sve2_sadalp_zpzz_d, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) + +DEF_HELPER_FLAGS_5(sve2_uadalp_zpzz_h, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_5(sve2_uadalp_zpzz_s, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_5(sve2_uadalp_zpzz_d, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) + DEF_HELPER_FLAGS_5(sve_sdiv_zpzz_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32) DEF_HELPER_FLAGS_5(sve_sdiv_zpzz_d, TCG_CALL_NO_RWG, diff --git a/target/arm/sve.decode b/target/arm/sve.decode index 557706cacb..0524c01fcf 100644 --- a/target/arm/sve.decode +++ b/target/arm/sve.decode @@ -1100,3 +1100,8 @@ MUL_zzz 00000100 .. 1 ..... 0110 00 ..... ..... @rd_rn_rm SMULH_zzz 00000100 .. 1 ..... 0110 10 ..... ..... @rd_rn_rm UMULH_zzz 00000100 .. 1 ..... 0110 11 ..... ..... @rd_rn_rm PMUL_zzz 00000100 00 1 ..... 0110 01 ..... ..... @rd_rn_rm_e0 + +### SVE2 Integer - Predicated + +SADALP_zpzz 01000100 .. 000 100 101 ... ..... ..... @rdm_pg_rn +UADALP_zpzz 01000100 .. 000 101 101 ... ..... ..... @rdm_pg_rn diff --git a/target/arm/sve_helper.c b/target/arm/sve_helper.c index fd6c58f96a..00bb82da91 100644 --- a/target/arm/sve_helper.c +++ b/target/arm/sve_helper.c @@ -517,6 +517,50 @@ DO_ZPZZ_D(sve_asr_zpzz_d, int64_t, DO_ASR) DO_ZPZZ_D(sve_lsr_zpzz_d, uint64_t, DO_LSR) DO_ZPZZ_D(sve_lsl_zpzz_d, uint64_t, DO_LSL) +static inline uint16_t do_sadalp_h(uint16_t n, uint16_t m) +{ + int8_t n1 = n, n2 = n >> 8; + return m + n1 + n2; +} + +static inline uint32_t do_sadalp_s(uint32_t n, uint32_t m) +{ + int16_t n1 = n, n2 = n >> 16; + return m + n1 + n2; +} + +static inline uint64_t do_sadalp_d(uint64_t n, uint64_t m) +{ + int32_t n1 = n, n2 = n >> 32; + return m + n1 + n2; +} + +DO_ZPZZ(sve2_sadalp_zpzz_h, int16_t, H1_2, do_sadalp_h) +DO_ZPZZ(sve2_sadalp_zpzz_s, int32_t, H1_4, do_sadalp_s) +DO_ZPZZ_D(sve2_sadalp_zpzz_d, uint64_t, do_sadalp_d) + +static inline uint16_t do_uadalp_h(uint16_t n, uint16_t m) +{ + uint8_t n1 = n, n2 = n >> 8; + return m + n1 + n2; +} + +static inline uint32_t do_uadalp_s(uint32_t n, uint32_t m) +{ + uint16_t n1 = n, n2 = n >> 16; + return m + n1 + n2; +} + +static inline uint64_t do_uadalp_d(uint64_t n, uint64_t m) +{ + uint32_t n1 = n, n2 = n >> 32; + return m + n1 + n2; +} + +DO_ZPZZ(sve2_uadalp_zpzz_h, int16_t, H1_2, do_uadalp_h) +DO_ZPZZ(sve2_uadalp_zpzz_s, int32_t, H1_4, do_uadalp_s) +DO_ZPZZ_D(sve2_uadalp_zpzz_d, uint64_t, do_uadalp_d) + #undef DO_ZPZZ #undef DO_ZPZZ_D diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c index 06b906bce9..603e673696 100644 --- a/target/arm/translate-sve.c +++ b/target/arm/translate-sve.c @@ -5846,3 +5846,42 @@ static bool trans_PMUL_zzz(DisasContext *s, arg_rrr_esz *a) { return do_sve2_zzz_ool(s, a, gen_helper_gvec_pmul_b); } + +/* + * SVE2 Integer - Predicated + */ + +static bool do_sve2_zpzz_ool(DisasContext *s, arg_rprr_esz *a, + gen_helper_gvec_4 *fn) +{ + if (!dc_isar_feature(aa64_sve2, s)) { + return false; + } + return do_zpzz_ool(s, a, fn); +} + +static bool trans_SADALP_zpzz(DisasContext *s, arg_rprr_esz *a) +{ + static gen_helper_gvec_4 * const fns[3] = { + gen_helper_sve2_sadalp_zpzz_h, + gen_helper_sve2_sadalp_zpzz_s, + gen_helper_sve2_sadalp_zpzz_d, + }; + if (a->esz == 0) { + return false; + } + return do_sve2_zpzz_ool(s, a, fns[a->esz - 1]); +} + +static bool trans_UADALP_zpzz(DisasContext *s, arg_rprr_esz *a) +{ + static gen_helper_gvec_4 * const fns[3] = { + gen_helper_sve2_uadalp_zpzz_h, + gen_helper_sve2_uadalp_zpzz_s, + gen_helper_sve2_uadalp_zpzz_d, + }; + if (a->esz == 0) { + return false; + } + return do_sve2_zpzz_ool(s, a, fns[a->esz - 1]); +}