Message ID | 20210305171515.1038-40-peter.maydell@linaro.org |
---|---|
State | Accepted |
Commit | 8cf68ed9354f3ca68b237ed4fff13c108f0d56dd |
Headers | show
Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp659781jai; Fri, 5 Mar 2021 10:24:55 -0800 (PST) X-Google-Smtp-Source: ABdhPJzMCDtt5qAShYQ1EHjWIeHQLubkOnycuDWdsQ1VtPdxIXoHlBkk69sbNO7wLnXIz/1cDvmE X-Received: by 2002:a05:6e02:11a3:: with SMTP id 3mr9625368ilj.126.1614968695555; Fri, 05 Mar 2021 10:24:55 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614968695; cv=none; d=google.com; s=arc-20160816; b=x6usJeahjVzHanUZnOBJ1QU265MB89cFX14Fe1ffDeRw3DZvn9VaRk07/ubo3oWmPy q5y84ssdZ8uc/A/3gaPdH7Kw8zLXGyGGCUHItft7DwzbyOXDb1GfNlc3i3z2HOrDLgJF rLm29ulnENN0a/JwKs1jJRHQYunWffWzcShCz892b9/sCMhMFfJPOp7bXuw+Mv6gGKgu OFZJdMXNWnVcT6/6525jZQ927rzlsPhG6rBBk4TP9ppmXsVEKA5eR9vcbGYbnpDicCU3 eoiI8bSRF18r0k/YwydFF/csNGxdjtO5BeNOjmejNlbzgo7S1mXyTmaghgJ6z4PU4i1W qtqA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=yno/jUsJ2y5gZLpiAHhe+wuHQakn7csip0OCdgbDC6o=; b=jhmTpuf9oT2fjnq5ihkfiduVRx3OXmjMrYRi1Owh2R9WCNDDLWWtJJvEgtxhLLl+jD aboWjJxehVJneS5Yy/fUuykmeXETBt1gLBEWI1gQlNPi6koWyGctxtsD4EvlpPikaEt9 2p3OB2AW3vnOJn+c6HmjrRw1yYZlmcuM5UMXsl5aMFsXyqS2ft1Kb8+PyT+DVxWwYotK YGXr+c2elqsIBB4cEsgbEoVsLCOXly0+pNAkrBqZ8De/F9ZO6TnSONWn+EBlw4yRRr1P rMm+QbzmvAuvdCk7w7obE9aN0OY2JFTh3vMSXiIKpeXYVA14unZBE6yqScOK4+qxTeGH wu1Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ExsZh3zA; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: <qemu-devel-bounces+patch=linaro.org@nongnu.org> Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id i24si3403129jan.109.2021.03.05.10.24.55 for <patch@linaro.org> (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Fri, 05 Mar 2021 10:24:55 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ExsZh3zA; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:45574 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from <qemu-devel-bounces+patch=linaro.org@nongnu.org>) id 1lIF8B-0002La-0O for patch@linaro.org; Fri, 05 Mar 2021 13:24:55 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:38550) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>) id 1lIE3m-0007Nh-30 for qemu-devel@nongnu.org; Fri, 05 Mar 2021 12:16:18 -0500 Received: from mail-wr1-x433.google.com ([2a00:1450:4864:20::433]:33196) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>) id 1lIE3G-0007hO-Ag for qemu-devel@nongnu.org; Fri, 05 Mar 2021 12:16:13 -0500 Received: by mail-wr1-x433.google.com with SMTP id 7so2920351wrz.0 for <qemu-devel@nongnu.org>; Fri, 05 Mar 2021 09:15:45 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references:mime-version :content-transfer-encoding; bh=yno/jUsJ2y5gZLpiAHhe+wuHQakn7csip0OCdgbDC6o=; b=ExsZh3zAZo1TrM+vPRiLXRNsNNbiSWbeQE084z0rho4CLc8CYFiAAkLyCH+ZL+lCk4 ZWdeyfvH5BzgGUsksInx+6ax4qP9B8SO1YFJyXb4QPJg33dLZV7fJaGHN+5SAv5P8+WJ zH8BUBq8XzJ1lUJY8lkcLn8iWAvB6CShByK/ZGnr7k3XZHXd1o0FavBGzML36FjljVys sWPcLkyeCuH0s5fug32FsWKAkAELW58n1Rv5IrmEnYKlRb2sdiuevKqKOt3jhOiyFHGh /BHoU4/DlqM+o2ZJAc+MlRr5o0KfoJ1dHcRjZs9nGGalM1bzRmKFzcjD/r+PdMz5NnJ3 yjYQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=yno/jUsJ2y5gZLpiAHhe+wuHQakn7csip0OCdgbDC6o=; b=Ok3boFC1pIOYgjUDOgPnr9N7R8bRXDimXuXKhPO+4LPTk78GoJdkm0vojleS7xEZf2 9w2aNIvChKxagEZ2GcEoLBQfXKvrNXH07CYhNrUIJ/jGgVKzv8C2ORK9sQrrSw4WvN3J igWTWGpqoDlOs7gZ/k8ywoH/1lQR2H3bEpU6MbKiE16w1ZbWAZ4TOoWs71eGtUw9eFUc M2Iw82GUC2Y6Mv6G54MefQCV+QujDm2w5pVQ+at6ikvuTE5LPkrukhyDeBBRN7JUgjYS kTUm7s1HmAyksbw6677vN9L36FPeBFcvPQ++Aly63/VXN+yjob0kyEsJmeax26o6SYg+ Qi4A== X-Gm-Message-State: AOAM533fyvEGZetZMpoH8ryvU6xgg55l+coBNzEWY/aKLnCjy+5ey/Aj 2Ucm3Pg5EC1M6f02a04FCvdjJXKAFlmYew== X-Received: by 2002:adf:f841:: with SMTP id d1mr10380118wrq.36.1614964544637; Fri, 05 Mar 2021 09:15:44 -0800 (PST) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id m132sm5942357wmf.45.2021.03.05.09.15.44 for <qemu-devel@nongnu.org> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Mar 2021 09:15:44 -0800 (PST) From: Peter Maydell <peter.maydell@linaro.org> To: qemu-devel@nongnu.org Subject: [PULL 39/49] hw/arm/mps2-tz: Size the uart-irq-orgate based on the number of UARTs Date: Fri, 5 Mar 2021 17:15:05 +0000 Message-Id: <20210305171515.1038-40-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20210305171515.1038-1-peter.maydell@linaro.org> References: <20210305171515.1038-1-peter.maydell@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2a00:1450:4864:20::433; envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x433.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: <qemu-devel.nongnu.org> List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe> List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel> List-Post: <mailto:qemu-devel@nongnu.org> List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help> List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=subscribe> Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" <qemu-devel-bounces+patch=linaro.org@nongnu.org> |
Series |
target-arm queue
|
expand
|
diff --git a/hw/arm/mps2-tz.c b/hw/arm/mps2-tz.c index 53886d66b61..1c1fc34dd53 100644 --- a/hw/arm/mps2-tz.c +++ b/hw/arm/mps2-tz.c @@ -516,13 +516,18 @@ static void mps2tz_common_init(MachineState *machine) */ memory_region_add_subregion(system_memory, 0x80000000, machine->ram); - /* The overflow IRQs for all UARTs are ORed together. + /* + * The overflow IRQs for all UARTs are ORed together. * Tx, Rx and "combined" IRQs are sent to the NVIC separately. - * Create the OR gate for this. + * Create the OR gate for this: it has one input for the TX overflow + * and one for the RX overflow for each UART we might have. + * (If the board has fewer than the maximum possible number of UARTs + * those inputs are never wired up and are treated as always-zero.) */ object_initialize_child(OBJECT(mms), "uart-irq-orgate", &mms->uart_irq_orgate, TYPE_OR_IRQ); - object_property_set_int(OBJECT(&mms->uart_irq_orgate), "num-lines", 10, + object_property_set_int(OBJECT(&mms->uart_irq_orgate), "num-lines", + 2 * ARRAY_SIZE(mms->uart), &error_fatal); qdev_realize(DEVICE(&mms->uart_irq_orgate), NULL, &error_fatal); qdev_connect_gpio_out(DEVICE(&mms->uart_irq_orgate), 0,