From patchwork Mon Feb 8 02:36:55 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 378437 Delivered-To: patch@linaro.org Received: by 2002:a02:b18a:0:0:0:0:0 with SMTP id t10csp4311293jah; Sun, 7 Feb 2021 18:47:05 -0800 (PST) X-Google-Smtp-Source: ABdhPJxnep6IiIcyc9nGAi7ovJsZnfFfIEgQlgKApeReciiPKpQkhP4598ik6LdXr2aX8S4eUGDo X-Received: by 2002:a25:c747:: with SMTP id w68mr3536232ybe.261.1612752425151; Sun, 07 Feb 2021 18:47:05 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1612752425; cv=none; d=google.com; s=arc-20160816; b=dGaXW7uYZTPdc186hJ1NcVg3hgX3DyTOWZRaVro0IArWSQtDEWEKEnTGCnSIYa6Nkc 0TNWfYN3M3mRdfKamJ+L1LgnIlXGSQK/ZLICKM+xQDQm0Y3Vwu8YsgsqM6Y9xYUsQ5M8 V+FKLZ6Xhyexfr++2Iepb6o9JV3Mx0S7Fdv6IJ6tzR17xnQ4M2apqHkanKs1i2pBtZcN XX59C/pfZU2ISNnT/AwLrYotsju0QuCGaNU/1paopoCVFVak/IjqyZz0Xxp7dHW1Ju1h bjKleNx6mf37njh1VdvDgXAvS8jecUVscC5awSD7UfYO5oY3fcElOejtSe4eddRywQJO bMhQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=b0OZ8HZNEJw4TVjXNMfY9ukiBorqmrftQz6h6YJ1/P4=; b=kjU/xBhIkNWSyG3AzUehWY0CuCvqP0SaTxziCC8MS52tuuPZNwhllNXfJLNaihJPrA bE/uscMl3w3hYGzZyL1mzQw/jj0nlz5kvNAwPQoWsDoPBE7AjRo1HWo3WlL5p2IVuzJC DwEIKAgffXEzpf2uNVZog72AtasFWy82nkFjkw5hQJPveJY4Z5UMWmr1Mt2dPoSY5zoY b6QYE9cEgyiY1q/wq1vRXVewRe2IdiE9ukSbrTzwplavsyz31H9x4mLVz+N5IxgAL9yO IPJTnULxsivjuQyE656SlsPzaDX4dFMbC4pX7Bj+5F5Db7iDUdnl9cK9tVXajzwcbfwg LKyg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=hFk2Rcxs; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id n2si15545246ybn.340.2021.02.07.18.47.05 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Sun, 07 Feb 2021 18:47:05 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=hFk2Rcxs; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:51718 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1l8wZs-0003oI-KH for patch@linaro.org; Sun, 07 Feb 2021 21:47:04 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:57778) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1l8wRJ-0001Iq-T9 for qemu-devel@nongnu.org; Sun, 07 Feb 2021 21:38:14 -0500 Received: from mail-pl1-x62d.google.com ([2607:f8b0:4864:20::62d]:41720) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1l8wRH-0005kv-IF for qemu-devel@nongnu.org; Sun, 07 Feb 2021 21:38:13 -0500 Received: by mail-pl1-x62d.google.com with SMTP id a16so7014295plh.8 for ; Sun, 07 Feb 2021 18:38:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=b0OZ8HZNEJw4TVjXNMfY9ukiBorqmrftQz6h6YJ1/P4=; b=hFk2RcxsCbAnQ8rgRutcBjlLBtpYCeFzCIpyow2O6uZ3rnQ9f6aS2bpiz19BvAWSyb ebT+8aX8OIgb2DOMcO84AIVbHQjtWkIvrfeLXqfsHMix8axRrT+vTmUNpCJbRM8NMgo1 o9mW5z7wd+hIEWqP+AVe1JDwaKIcoRPfsRgdKsy9BCz6c+NQfmQMkgcVF4dEqxylV/yQ lPRpf2529t2H9qXFIRL6qD4uXfMEsEuFZTV4s3Ce4BcfriisrxvA7IwiIf4aYs5vMVy0 YwT5XjOM8mcEhMOAt5foqB/+JJ9y9Xe2WaMHoniEiAkPbPNfwBXndEw3s2KuNCSO/umh IMeg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=b0OZ8HZNEJw4TVjXNMfY9ukiBorqmrftQz6h6YJ1/P4=; b=TWCm8hMx/YQBbj0WB33pxLqRthrksSEwrb3TV/y+D+TC4wJQO36APFD6QCzTARvPB1 ytiiWUUuMroSA5tC0wmmd+q3AornnYRjz8Oj7sHrKw+P7O4upZE+EY46BP1m6NI7dd7d xeEUpSzznDiYqiD3wAkT0dApjX/Pjto20B8tfafMfqnL8S22G6slEW4U//WSdPh94ZY3 xuldtCeX06c55FCEQZncfyW9YKtIayBXqjF5QDEega6iarA/a4Rdu308O0ZsLexwdj/7 89P0FjuOZ2Jo0VruVhxGbRikvPEjoIa8PK5cEoYqKxcpdMQCrr2RSIMohfwNRIgeXcSZ GiHQ== X-Gm-Message-State: AOAM5324KCCSQakhbs/l9lgSAZ3tVGHgh5xpket8qcEabO41Yn1oSxiF RSSFl0YofrjsiMh2abLzA94x4PvXU4as0w== X-Received: by 2002:a17:90a:7343:: with SMTP id j3mr9665566pjs.169.1612751890352; Sun, 07 Feb 2021 18:38:10 -0800 (PST) Received: from localhost.localdomain (174-21-150-71.tukw.qwest.net. [174.21.150.71]) by smtp.gmail.com with ESMTPSA id j17sm16158689pfh.183.2021.02.07.18.38.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 07 Feb 2021 18:38:09 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Subject: [PATCH v3 13/70] tcg/tci: Merge extension operations Date: Sun, 7 Feb 2021 18:36:55 -0800 Message-Id: <20210208023752.270606-14-richard.henderson@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210208023752.270606-1-richard.henderson@linaro.org> References: <20210208023752.270606-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::62d; envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x62d.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: sw@weilnetz.de Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" This includes ext8s, ext8u, ext16s, ext16u. Signed-off-by: Richard Henderson --- tcg/tci.c | 44 ++++++++------------------------------------ 1 file changed, 8 insertions(+), 36 deletions(-) -- 2.25.1 diff --git a/tcg/tci.c b/tcg/tci.c index 894e87e1b0..cdfd9b7af8 100644 --- a/tcg/tci.c +++ b/tcg/tci.c @@ -624,29 +624,29 @@ uintptr_t QEMU_DISABLE_CFI tcg_qemu_tb_exec(CPUArchState *env, tci_write_reg64(regs, t1, t0, (uint32_t)t2 * tmp64); break; #endif /* TCG_TARGET_REG_BITS == 32 */ -#if TCG_TARGET_HAS_ext8s_i32 - case INDEX_op_ext8s_i32: +#if TCG_TARGET_HAS_ext8s_i32 || TCG_TARGET_HAS_ext8s_i64 + CASE_32_64(ext8s) t0 = *tb_ptr++; t1 = tci_read_r(regs, &tb_ptr); tci_write_reg(regs, t0, (int8_t)t1); break; #endif -#if TCG_TARGET_HAS_ext16s_i32 - case INDEX_op_ext16s_i32: +#if TCG_TARGET_HAS_ext16s_i32 || TCG_TARGET_HAS_ext16s_i64 + CASE_32_64(ext16s) t0 = *tb_ptr++; t1 = tci_read_r(regs, &tb_ptr); tci_write_reg(regs, t0, (int16_t)t1); break; #endif -#if TCG_TARGET_HAS_ext8u_i32 - case INDEX_op_ext8u_i32: +#if TCG_TARGET_HAS_ext8u_i32 || TCG_TARGET_HAS_ext8u_i64 + CASE_32_64(ext8u) t0 = *tb_ptr++; t1 = tci_read_r(regs, &tb_ptr); tci_write_reg(regs, t0, (uint8_t)t1); break; #endif -#if TCG_TARGET_HAS_ext16u_i32 - case INDEX_op_ext16u_i32: +#if TCG_TARGET_HAS_ext16u_i32 || TCG_TARGET_HAS_ext16u_i64 + CASE_32_64(ext16u) t0 = *tb_ptr++; t1 = tci_read_r(regs, &tb_ptr); tci_write_reg(regs, t0, (uint16_t)t1); @@ -796,34 +796,6 @@ uintptr_t QEMU_DISABLE_CFI tcg_qemu_tb_exec(CPUArchState *env, continue; } break; -#if TCG_TARGET_HAS_ext8u_i64 - case INDEX_op_ext8u_i64: - t0 = *tb_ptr++; - t1 = tci_read_r(regs, &tb_ptr); - tci_write_reg(regs, t0, (uint8_t)t1); - break; -#endif -#if TCG_TARGET_HAS_ext8s_i64 - case INDEX_op_ext8s_i64: - t0 = *tb_ptr++; - t1 = tci_read_r(regs, &tb_ptr); - tci_write_reg(regs, t0, (int8_t)t1); - break; -#endif -#if TCG_TARGET_HAS_ext16s_i64 - case INDEX_op_ext16s_i64: - t0 = *tb_ptr++; - t1 = tci_read_r(regs, &tb_ptr); - tci_write_reg(regs, t0, (int16_t)t1); - break; -#endif -#if TCG_TARGET_HAS_ext16u_i64 - case INDEX_op_ext16u_i64: - t0 = *tb_ptr++; - t1 = tci_read_r(regs, &tb_ptr); - tci_write_reg(regs, t0, (uint16_t)t1); - break; -#endif #if TCG_TARGET_HAS_ext32s_i64 case INDEX_op_ext32s_i64: #endif