From patchwork Thu Jun 18 04:25:21 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 190990 Delivered-To: patch@linaro.org Received: by 2002:a92:cf06:0:0:0:0:0 with SMTP id c6csp1064284ilo; Wed, 17 Jun 2020 21:36:25 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxc6KgqgGSZbygadnHI8bzUQywSvxhsMoyyEJnRPZX3hph8MDKbDLjTzhH9/l4Ahm1XoeET X-Received: by 2002:a25:b3c9:: with SMTP id x9mr3775206ybf.203.1592454985508; Wed, 17 Jun 2020 21:36:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1592454985; cv=none; d=google.com; s=arc-20160816; b=LmBlKosEVMLiRBNKVneG/rh9000VldnxcM63J4tH7wVntCF6siKsf0Rck/SZ0S6H3b rnk6zCZZIudKaEYw1rzlBGs3v1VpNN9NsxTyIawhfZIAT2NRWweXPoYnBNhxwjRa/X7Q MW3f3vyXH+dpAEXfZ97xLlI4gXvh95B7yDpsT4roISc/Ub01JnKWJgsFRd30h+LlEwps PKYq7/LXGmgqUS1in9C3juqGuNgrj6KdEYf3oZ5AHF8IMwg1aUNoZtUPi4Y4MWr6qSVZ DkIni/SQVDLzupHv7EvAgFCOoTUZFHpm1uIkAvyfx+KkbnHmIZD3O6SKvdevfbQUUojD eD5Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=32LkJ6MHPv40E02cIoqvc3kXIdecVHLI1j/yM/VScwM=; b=AKEGtMsFGHxgS8TS7qaSExEctw5DK9iPk2dt17MWrCfpN6p110PhwISZC2IuRspSuo 45ID2fmP/Lh+O2RsVfyHK/vCYrsTOSX9Ozg3EvIF9NXV+kKfPPYF0FACAtn9s1NZ1jeS RSlWa/TwRldC3ea8BcM7t2iLvTG+NXnV4BHFSpzz+aY1hiED/yU6xaqd9mOmBZOMtsgR 5BIZ/31X0VfgtT6hRWZSCbhQGAnbPhRF/0zRs6WbbwJZUEa+A/pf9WZo9/XR0G9sgmgm FHqp8Duk4NCk4ZzLBLvFmFDx10A2l+QOqlT7qs2A1+9nl/2gKVxaQH83iWOC5KPtRcbI KpUg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=bqtJUztX; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id i2si1630124ybh.9.2020.06.17.21.36.25 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Wed, 17 Jun 2020 21:36:25 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=bqtJUztX; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:33206 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1jlmHo-0002YS-UA for patch@linaro.org; Thu, 18 Jun 2020 00:36:24 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:59574) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1jlm9P-0003KH-MV for qemu-devel@nongnu.org; Thu, 18 Jun 2020 00:27:43 -0400 Received: from mail-pl1-x635.google.com ([2607:f8b0:4864:20::635]:39797) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1jlm9N-0002Tm-Op for qemu-devel@nongnu.org; Thu, 18 Jun 2020 00:27:43 -0400 Received: by mail-pl1-x635.google.com with SMTP id v24so1907289plo.6 for ; Wed, 17 Jun 2020 21:27:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=32LkJ6MHPv40E02cIoqvc3kXIdecVHLI1j/yM/VScwM=; b=bqtJUztXNRLiMbM5xaGpJfC1f4g/kP7AQGJtQPgedQKW73ShjXwSuO4gexE9CK1YoJ TyxIryViJwDRw0JkQ0yw63nZU/xRrnJsFg1R8j+STBruR0V33t3U3HS2JagayIfXUmtN vWW10l6d9fIA028Osp0sdPKYt+l5501H+ntz7d6iXU9PvG2N9ssAiVUp1Pjp+PIghHpK HjcIRFOJIo3VpvNmJZPCIH0GYWZ2ABsb2jhsiyFWZ+w17kOhnP8I4Ialokun6u9hfIIz qa/6VMtSHm4JZKcNK8E3IKPzTLN4xvfhAb3FCLoivLD2vl6jNwmD+uhib3I+Mu5yTiJo cHtQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=32LkJ6MHPv40E02cIoqvc3kXIdecVHLI1j/yM/VScwM=; b=Id32r/Bru1/X49topLp5uSQM0Gg+HJCXFcnifcxQ+i+BNGneOO29Wpl9RQ+dm/ogI8 7hseX/UFJkcvHnQ/r2sbab+cNfybwuwnOs3vGSrZ1zpqoEbqazKHiNBAKAxRtbvGSsKi Bzji/uLr9OE6ENgFu9hZYfqCXJpKdSOKjW7tZ6RT3vZRfd3DT6z+mQpOK4HlE4GbgsB4 buuxUeB0hAsVEN1PByGAyji9p4OQASQHYsdkNejn65W/6it76SFWgI6B/OdzsFZLNadA GY5GHpA5QdyF6MfJ0v6LAU9Ez4lpBWXiqZd3Vm7TVEWdrtbXZzhs7HvwFAp7CP0R7fRF Vxcg== X-Gm-Message-State: AOAM530Up60HH+YqvlaoaVwaog7V+a6dH2EYdF6YoolCSOv/FQHmCAkj 3XUmDTD7qHRiyPW/gJrREDyh3L07zls= X-Received: by 2002:a17:90b:2042:: with SMTP id ji2mr2411848pjb.68.1592454459943; Wed, 17 Jun 2020 21:27:39 -0700 (PDT) Received: from localhost.localdomain (174-21-143-238.tukw.qwest.net. [174.21.143.238]) by smtp.gmail.com with ESMTPSA id u61sm964897pjb.7.2020.06.17.21.27.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 17 Jun 2020 21:27:38 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Subject: [PATCH v2 017/100] target/arm: Implement SVE2 integer pairwise add and accumulate long Date: Wed, 17 Jun 2020 21:25:21 -0700 Message-Id: <20200618042644.1685561-18-richard.henderson@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20200618042644.1685561-1-richard.henderson@linaro.org> References: <20200618042644.1685561-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::635; envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x635.google.com X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache. That's all we know. X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=_AUTOLEARN X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: qemu-arm@nongnu.org, steplong@quicinc.com Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Signed-off-by: Richard Henderson --- target/arm/helper-sve.h | 14 ++++++++++++ target/arm/sve.decode | 5 +++++ target/arm/sve_helper.c | 44 ++++++++++++++++++++++++++++++++++++++ target/arm/translate-sve.c | 39 +++++++++++++++++++++++++++++++++ 4 files changed, 102 insertions(+) -- 2.25.1 diff --git a/target/arm/helper-sve.h b/target/arm/helper-sve.h index 3ccbdde63d..83840168b9 100644 --- a/target/arm/helper-sve.h +++ b/target/arm/helper-sve.h @@ -158,6 +158,20 @@ DEF_HELPER_FLAGS_5(sve_umulh_zpzz_s, TCG_CALL_NO_RWG, DEF_HELPER_FLAGS_5(sve_umulh_zpzz_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_5(sve2_sadalp_zpzz_h, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_5(sve2_sadalp_zpzz_s, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_5(sve2_sadalp_zpzz_d, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) + +DEF_HELPER_FLAGS_5(sve2_uadalp_zpzz_h, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_5(sve2_uadalp_zpzz_s, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) +DEF_HELPER_FLAGS_5(sve2_uadalp_zpzz_d, TCG_CALL_NO_RWG, + void, ptr, ptr, ptr, ptr, i32) + DEF_HELPER_FLAGS_5(sve_sdiv_zpzz_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32) DEF_HELPER_FLAGS_5(sve_sdiv_zpzz_d, TCG_CALL_NO_RWG, diff --git a/target/arm/sve.decode b/target/arm/sve.decode index 31f67e0955..15762f836b 100644 --- a/target/arm/sve.decode +++ b/target/arm/sve.decode @@ -1103,3 +1103,8 @@ MUL_zzz 00000100 .. 1 ..... 0110 00 ..... ..... @rd_rn_rm SMULH_zzz 00000100 .. 1 ..... 0110 10 ..... ..... @rd_rn_rm UMULH_zzz 00000100 .. 1 ..... 0110 11 ..... ..... @rd_rn_rm PMUL_zzz 00000100 00 1 ..... 0110 01 ..... ..... @rd_rn_rm_e0 + +### SVE2 Integer - Predicated + +SADALP_zpzz 01000100 .. 000 100 101 ... ..... ..... @rdm_pg_rn +UADALP_zpzz 01000100 .. 000 101 101 ... ..... ..... @rdm_pg_rn diff --git a/target/arm/sve_helper.c b/target/arm/sve_helper.c index 8d7a09e6a4..7fa2e9f67c 100644 --- a/target/arm/sve_helper.c +++ b/target/arm/sve_helper.c @@ -517,6 +517,50 @@ DO_ZPZZ_D(sve_asr_zpzz_d, int64_t, DO_ASR) DO_ZPZZ_D(sve_lsr_zpzz_d, uint64_t, DO_LSR) DO_ZPZZ_D(sve_lsl_zpzz_d, uint64_t, DO_LSL) +static inline uint16_t do_sadalp_h(uint16_t n, uint16_t m) +{ + int8_t n1 = n, n2 = n >> 8; + return m + n1 + n2; +} + +static inline uint32_t do_sadalp_s(uint32_t n, uint32_t m) +{ + int16_t n1 = n, n2 = n >> 16; + return m + n1 + n2; +} + +static inline uint64_t do_sadalp_d(uint64_t n, uint64_t m) +{ + int32_t n1 = n, n2 = n >> 32; + return m + n1 + n2; +} + +DO_ZPZZ(sve2_sadalp_zpzz_h, int16_t, H1_2, do_sadalp_h) +DO_ZPZZ(sve2_sadalp_zpzz_s, int32_t, H1_4, do_sadalp_s) +DO_ZPZZ_D(sve2_sadalp_zpzz_d, uint64_t, do_sadalp_d) + +static inline uint16_t do_uadalp_h(uint16_t n, uint16_t m) +{ + uint8_t n1 = n, n2 = n >> 8; + return m + n1 + n2; +} + +static inline uint32_t do_uadalp_s(uint32_t n, uint32_t m) +{ + uint16_t n1 = n, n2 = n >> 16; + return m + n1 + n2; +} + +static inline uint64_t do_uadalp_d(uint64_t n, uint64_t m) +{ + uint32_t n1 = n, n2 = n >> 32; + return m + n1 + n2; +} + +DO_ZPZZ(sve2_uadalp_zpzz_h, int16_t, H1_2, do_uadalp_h) +DO_ZPZZ(sve2_uadalp_zpzz_s, int32_t, H1_4, do_uadalp_s) +DO_ZPZZ_D(sve2_uadalp_zpzz_d, uint64_t, do_uadalp_d) + #undef DO_ZPZZ #undef DO_ZPZZ_D diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c index 850e2fda15..5eac71d849 100644 --- a/target/arm/translate-sve.c +++ b/target/arm/translate-sve.c @@ -5411,3 +5411,42 @@ static bool trans_PMUL_zzz(DisasContext *s, arg_rrr_esz *a) { return do_sve2_zzz_ool(s, a, gen_helper_gvec_pmul_b); } + +/* + * SVE2 Integer - Predicated + */ + +static bool do_sve2_zpzz_ool(DisasContext *s, arg_rprr_esz *a, + gen_helper_gvec_4 *fn) +{ + if (!dc_isar_feature(aa64_sve2, s)) { + return false; + } + return do_zpzz_ool(s, a, fn); +} + +static bool trans_SADALP_zpzz(DisasContext *s, arg_rprr_esz *a) +{ + static gen_helper_gvec_4 * const fns[3] = { + gen_helper_sve2_sadalp_zpzz_h, + gen_helper_sve2_sadalp_zpzz_s, + gen_helper_sve2_sadalp_zpzz_d, + }; + if (a->esz == 0) { + return false; + } + return do_sve2_zpzz_ool(s, a, fns[a->esz - 1]); +} + +static bool trans_UADALP_zpzz(DisasContext *s, arg_rprr_esz *a) +{ + static gen_helper_gvec_4 * const fns[3] = { + gen_helper_sve2_uadalp_zpzz_h, + gen_helper_sve2_uadalp_zpzz_s, + gen_helper_sve2_uadalp_zpzz_d, + }; + if (a->esz == 0) { + return false; + } + return do_sve2_zpzz_ool(s, a, fns[a->esz - 1]); +}