[v5,12/12] tests/tcg/aarch64: Add newline in pauth-1 printf

Message ID	20200229012811.24129-13-richard.henderson@linaro.org
State	Superseded
Headers	show Delivered-To: patch@linaro.org Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; From: Richard Henderson <richard.henderson@linaro.org> To: qemu-devel@nongnu.org Subject: [PATCH v5 12/12] tests/tcg/aarch64: Add newline in pauth-1 printf Date: Fri, 28 Feb 2020 17:28:11 -0800 Message-Id: <20200229012811.24129-13-richard.henderson@linaro.org> In-Reply-To: <20200229012811.24129-1-richard.henderson@linaro.org> References: <20200229012811.24129-1-richard.henderson@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: list Cc: peter.maydell@linaro.org, qemu-arm@nongnu.org, =?utf-8?q?Alex_Benn?= =?utf-8?b?w6ll?= <alex.bennee@linaro.org> Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" <qemu-devel-bounces+patch=linaro.org@nongnu.org>
Series	target/arm: Honor more HCR_EL2 traps \| expand [v5,00/12] target/arm: Honor more HCR_EL2 traps [v5,01/12] target/arm: Improve masking of HCR/HCR2 RES0 bits [v5,02/12] target/arm: Add HCR_EL2 bit definitions from ARMv8.6 [v5,03/12] target/arm: Disable has_el2 and has_el3 for user-only [v5,04/12] target/arm: Remove EL2 and EL3 setup from user-only [v5,05/12] target/arm: Improve masking in arm_hcr_el2_eff [v5,06/12] target/arm: Honor the HCR_EL2.{TVM,TRVM} bits [v5,07/12] target/arm: Honor the HCR_EL2.TSW bit [v5,08/12] target/arm: Honor the HCR_EL2.TACR bit [v5,09/12] target/arm: Honor the HCR_EL2.TPCP bit [v5,10/12] target/arm: Honor the HCR_EL2.TPU bit [v5,11/12] target/arm: Honor the HCR_EL2.TTLB bit [v5,12/12] tests/tcg/aarch64: Add newline in pauth-1 printf

Message ID

20200229012811.24129-13-richard.henderson@linaro.org

State

Superseded

Headers

Received-SPF: pass (google.com: domain of
	qemu-devel-bounces+patch=linaro.org@nongnu.org designates
	209.51.188.17 as permitted sender) client-ip=209.51.188.17; 
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PATCH v5 12/12] tests/tcg/aarch64: Add newline in pauth-1 printf
Date: Fri, 28 Feb 2020 17:28:11 -0800
Message-Id: <20200229012811.24129-13-richard.henderson@linaro.org>
In-Reply-To: <20200229012811.24129-1-richard.henderson@linaro.org>
References: <20200229012811.24129-1-richard.henderson@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Precedence: list
Cc: peter.maydell@linaro.org, qemu-arm@nongnu.org, =?utf-8?q?Alex_Benn?=
	=?utf-8?b?w6ll?= <alex.bennee@linaro.org>
Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+patch=linaro.org@nongnu.org>

Series

target/arm: Honor more HCR_EL2 traps | expand

Commit Message

Richard Henderson Feb. 29, 2020, 1:28 a.m. UTC

Make the output just a bit prettier when running by hand.

Cc: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>

---
 tests/tcg/aarch64/pauth-1.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

-- 
2.20.1

diff --git a/tests/tcg/aarch64/pauth-1.c b/tests/tcg/aarch64/pauth-1.c
index ea0984ea82..d3878cbeb6 100644
--- a/tests/tcg/aarch64/pauth-1.c
+++ b/tests/tcg/aarch64/pauth-1.c
@@ -29,7 +29,7 @@  int main()
     }
 
     perc = (float) count / (float) (TESTS * 2);
-    printf("Ptr Check: %0.2f%%", perc * 100.0);
+    printf("Ptr Check: %0.2f%%\n", perc * 100.0);
     assert(perc > 0.95);
     return 0;
 }

[v5,12/12] tests/tcg/aarch64: Add newline in pauth-1 printf

Commit Message

Patch