From patchwork Fri Oct 11 13:47:36 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 175964 Delivered-To: patch@linaro.org Received: by 2002:a92:7e96:0:0:0:0:0 with SMTP id q22csp798441ill; Fri, 11 Oct 2019 07:02:36 -0700 (PDT) X-Google-Smtp-Source: APXvYqxA5pFuK9J+ReLIm/NJyWOGp1/NO8VKEtTmJ0LT9mBcVVHTq2IdmWZJQfqHH+6siEdGZigh X-Received: by 2002:ac8:4311:: with SMTP id z17mr15920632qtm.213.1570802555867; Fri, 11 Oct 2019 07:02:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1570802555; cv=none; d=google.com; s=arc-20160816; b=Qgf187zwQ/7+EFn1dIcuO6JAWbU6l6r6SDkyN519UEtjcInMKJzYUQmgj+h0Ep20Py Jp5bAKH3CBH3DmRErpkILBC2csCdHj2yPxR/VBueE7tQnO9oCh2RnfGQYpS8wZACxXXb 0nDimqZc7Da4IDtj3RtZdlaL6Ni2zLHMKEUZFIKSwkzMdGCayvO/tnYLFJfUPtOroQTI tIdZCRUNNIxAiOsPTOMQvFvLCIgGmBjTBiAcVqF3qHZUWm52rxPMjzDr0RLeeFsSiVqb hmKaFxadFOd/W9v9cQx/WaO01KZYSG0k+HL7KuVjaCySxGIs7YoVxYH5kK/Qolw6B7jZ 8RgQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:references:in-reply-to :message-id:date:subject:to:from:dkim-signature; bh=FHNQuXQMvSWOnALEsyFOBKvFsuWLGIwZ/NlmLTA2nkE=; b=Hp/IOzMn08WFRqJISD76I70ON7YeLu2N0F2PxKGoUE7KwmWC/YSo1BNFnTeXS5GYeQ nXT4mXKz+8m9s2f0p6Gezyy24VQmUSgQAxmIQQGdX5QNrXpLNavk+nYJKGvoF7i6LcBS zNkQvsTh23YKovfo4Dbmy5vqImi7/4falQrL4l84QYcuEvQccBSK09tOXCCikB2H8QLA Z6zCX3vOLeAjSJCXa2XIK9UGC7qVe7aJku2wFaZ8bofhTgNjQcwCHefAMzLyVraUGWO2 wMbaBvbacoxO48KCTIcPwFUxz+VMgSp+4LD9+mbVT0z1mJd8OXw2gPh7c66r7LyW1OkB bOAw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=l3D16d5t; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id e52si9470719qtk.158.2019.10.11.07.02.35 for (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 11 Oct 2019 07:02:35 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=l3D16d5t; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:50828 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1iIvV4-00031E-Qz for patch@linaro.org; Fri, 11 Oct 2019 10:02:34 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:39203) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1iIvJH-0005xi-P2 for qemu-devel@nongnu.org; Fri, 11 Oct 2019 09:50:24 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1iIvJG-00044O-E3 for qemu-devel@nongnu.org; Fri, 11 Oct 2019 09:50:23 -0400 Received: from mail-yb1-xb42.google.com ([2607:f8b0:4864:20::b42]:33833) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1iIvJG-00043t-A2 for qemu-devel@nongnu.org; Fri, 11 Oct 2019 09:50:22 -0400 Received: by mail-yb1-xb42.google.com with SMTP id m1so3125220ybm.1 for ; Fri, 11 Oct 2019 06:50:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=FHNQuXQMvSWOnALEsyFOBKvFsuWLGIwZ/NlmLTA2nkE=; b=l3D16d5tliriTIa1Q1asTnjvJbPd48z6gi0A2GZ0Xyllj9fruO/FYkwEtpLbVLOXRf O128mNJzgxDZXJmrJRLZmypU0hiKnTPCYGjIwJ006uTcm+kyN2JIX8r50uNI4Suei0Xh 6kO3utwb4N0GY3V8DdD99vKVzcNuvEjX2onthlL8HaqHO3+ZCPVh9ZgEdDqU+up4ylQj Pu48uzhRcGdqrgCFmpe2z/zjHkJXaiMqKbNADGPEmYh57JOyU0ZqxJW0Z5m9Xz+suMIY bXdopySRoedwvcFZVa1IqTaN3bRJm0YcElPk15W15XAeiMEmCyXy2wc6V1xlP9b1sX2j VINA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=FHNQuXQMvSWOnALEsyFOBKvFsuWLGIwZ/NlmLTA2nkE=; b=DBnMmt01iSVbJVDZcehMuEZEbVuoiKQY0rkr6w0Im0rtmwP32Mqh4hrQo+VuBd2Y2i Eo8xJ4/eY9n+L0PvgabVBz9IBD0PjiMX99bD1DOsChI+ngYO1DnuJvMC1Km7IBZgZPww iD01KtKf1LaiLQJ2hmBI6MToUyC7HjWkXBScSy+skgRca6OlGsdmGKMZukvEmzZG/XWi 2UREh++YzDk+B5+fj2Lx+3ElslZX6lYe/gNOvVYbV6ilB48ZEFDxShdM4PPRX+H4wNYC PmPzI2KwonDcIfDqOao3IlQoIX2f4nOgbmKvXGaezNX+2ZZF1TB5K1sQtCbsl2N8bFjf rocw== X-Gm-Message-State: APjAAAUzCBKWJP6KyW8cAO8tDqtVYK8edpKS8Bv3VaclQyvHRmTYdtui Eau9ONGdiyN1d6Ct6u8bH/GjrwGWWFc= X-Received: by 2002:a25:a091:: with SMTP id y17mr10050872ybh.193.1570801821364; Fri, 11 Oct 2019 06:50:21 -0700 (PDT) Received: from cloudburst.gateway.pace.com (67.216.151.25.pool.hargray.net. [67.216.151.25]) by smtp.gmail.com with ESMTPSA id f68sm2534000ywb.96.2019.10.11.06.50.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 11 Oct 2019 06:50:20 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Subject: [PATCH v5 14/22] target/arm: Implement the access tag cache flushes Date: Fri, 11 Oct 2019 09:47:36 -0400 Message-Id: <20191011134744.2477-15-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20191011134744.2477-1-richard.henderson@linaro.org> References: <20191011134744.2477-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::b42 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org, qemu-arm@nongnu.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Like the regular data cache flushes, these are nops within qemu. Signed-off-by: Richard Henderson --- target/arm/helper.c | 48 +++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 48 insertions(+) -- 2.17.1 diff --git a/target/arm/helper.c b/target/arm/helper.c index f435a8d8bd..33bc176e1c 100644 --- a/target/arm/helper.c +++ b/target/arm/helper.c @@ -5978,6 +5978,54 @@ static const ARMCPRegInfo mte_reginfo[] = { { .name = "GMID_EL1", .state = ARM_CP_STATE_AA64, .opc0 = 3, .opc1 = 1, .crn = 0, .crm = 0, .opc2 = 4, .access = PL1_R, .type = ARM_CP_CONST, .resetvalue = GMID_EL1_BS }, + { .name = "IGVAC", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 6, .opc2 = 3, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "IGSW", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 6, .opc2 = 4, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "IGDVAC", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 6, .opc2 = 5, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "IGDSW", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 6, .opc2 = 6, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CGSW", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 10, .opc2 = 4, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CGDSW", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 10, .opc2 = 6, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CIGSW", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 14, .opc2 = 4, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CIGDSW", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 14, .opc2 = 6, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CGVAC", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 3, .crn = 7, .crm = 10, .opc2 = 3, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CGDVAC", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 3, .crn = 7, .crm = 10, .opc2 = 5, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CGVAP", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 3, .crn = 7, .crm = 12, .opc2 = 3, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CGDVAP", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 3, .crn = 7, .crm = 12, .opc2 = 5, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CGVADP", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 3, .crn = 7, .crm = 13, .opc2 = 3, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CGDVADP", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 3, .crn = 7, .crm = 13, .opc2 = 5, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CIGVAC", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 3, .crn = 7, .crm = 14, .opc2 = 3, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CIGDVAC", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 3, .crn = 7, .crm = 14, .opc2 = 5, + .type = ARM_CP_NOP, .access = PL1_W }, REGINFO_SENTINEL };