From patchwork Wed Apr 3 03:43:49 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 161671 Delivered-To: patch@linaro.org Received: by 2002:a02:c6d8:0:0:0:0:0 with SMTP id r24csp2521951jan; Tue, 2 Apr 2019 21:02:23 -0700 (PDT) X-Google-Smtp-Source: APXvYqzfEiOt/Ffbz0RuIO6olsaBxl0mZ+FJtsYnV2NNriLgQcAGuGARjwTHLF0pclVEeE4pQ02C X-Received: by 2002:a5b:642:: with SMTP id o2mr59805445ybq.32.1554264143597; Tue, 02 Apr 2019 21:02:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1554264143; cv=none; d=google.com; s=arc-20160816; b=pGCMH/mQbJ4YqSQbE/fbRpMMjo57stdfOvaKw1S2lnntyazi37Rcv22gWLwO4NJ0C0 +P+gWHEg2qVWU2gd6QSPSuWkW75RHeDPGb5SS0jDdkGLzALG0niDjeAL7k1cnAojvZT1 Md324fHz77fuJPmE1d1KRNK4FNO3skAqkhFt4AtKhwF6sgp3qouxDazOgEqWmdmEzCxv B7NZdS5w26m9DLS1S/RxYW2PN98fUGcuBfizZyTamTzRY39Hsy7S416UFzyT/n3t5shp lMUVLiBWAC0u4wWzr4/NiuYogPDApBBl4OHlUSYNhOa/zcbX1I3X5cMNIXmxZpaLoxzx 4Mkg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature; bh=6SCXoApt1WzeKNvh4WODP+iiICm14W4QldQQ4sgv8rM=; b=bVcULi76Y66DSvRPHKQuSL9doAydY/EKEoAAlCjBxALhBlyuGGVReE89m93FL+xnZm FS5LPc977h0Uvh/8HZEv8zXgpoJdtA1PndElYB5aGaxrkjtAb5n5WZEXkdRKYTOsyF4t +rTyfe1f9ho4retR04f0p+CycxK3pobtBtDk/RMI2v5USzetu36OWSWWFhTC6E0O2vpW 0rmHx7YK7Npgo0kFUEjrP6Vr4/70R50GAAo28YvhMYWs8Xz/SBT+dYKSf0+eNRNJGOGU ybtnYc3PpRF2KDsoSX4jpdJVecYCyYGCESUEavFGBGtmlYErtCHkRibtnExeMffqav52 kgAw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=eQukuWmV; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id y184si7653083yba.312.2019.04.02.21.02.23 for (version=TLS1 cipher=AES128-SHA bits=128/128); Tue, 02 Apr 2019 21:02:23 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=eQukuWmV; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1]:55836 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hBX6V-0001MI-62 for patch@linaro.org; Wed, 03 Apr 2019 00:02:23 -0400 Received: from eggs.gnu.org ([209.51.188.92]:48755) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hBWpM-00033P-H8 for qemu-devel@nongnu.org; Tue, 02 Apr 2019 23:44:42 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1hBWpK-00009E-UN for qemu-devel@nongnu.org; Tue, 02 Apr 2019 23:44:40 -0400 Received: from mail-pg1-x541.google.com ([2607:f8b0:4864:20::541]:39889) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1hBWpK-00008M-LX for qemu-devel@nongnu.org; Tue, 02 Apr 2019 23:44:38 -0400 Received: by mail-pg1-x541.google.com with SMTP id k3so7586196pga.6 for ; Tue, 02 Apr 2019 20:44:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=6SCXoApt1WzeKNvh4WODP+iiICm14W4QldQQ4sgv8rM=; b=eQukuWmV2/ZhvMa6pmTMOmxp11YVZJVcgk7YLaurhjj9SsnUjhkfNpyM/BEOVK1opo 6TirRqNiM3D8+45ikttxdDEYkCGS5MheIC6guO8q7GH3a28rJCUkmBXKqHoZ3TBn458H ugzL/n+me8IC/kKPNcqQ441YGZbg/JedYw8ltv1oJ2EhXy/Jhv6OZOilCmFpv4rcE/Dg t7QDPjmoELoDdHbmshAGdaF1oQZVgC6S39eLiWBB8kCZ6ticiWie6jlAi1Cht9WDKZ/5 g3SLuOLiKSEmZ3p4jEuf60TCG24784/JmUy0j1jd9UgokKqi8HAU/Hklv9W9uPOyU8Zl QFhg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=6SCXoApt1WzeKNvh4WODP+iiICm14W4QldQQ4sgv8rM=; b=kW+e+gWym4+O1Z8Fqz05lfjE+24AFmvBkKlJu66l9iVmlugMwYziOJIyhKS2NxQIZa epTSUx7ORFuWquq9QjsrQcLVPO1+o3zLn2g0pWTcIA1K/zN76JhtLgOcKrlYnc+yAF4G AMFBL15Rbof+x6s200u6xLmcu0RRZAfwbKoID/QsZo89r1S2Qj82GaeH3dSG76nbw1Dw jSVTblZhklp/aFOWRDmTboVPhnUS/WqnNbctvGaAQFuT4Cl/N6fYuIkDqXl2yd3W5Zfm GAWntR/QRs4jVT+saZaEGXdWzpfl18MI0O8D6pZKY4F3yvdC+aVcQb308YFyzEHQTrUk C8iA== X-Gm-Message-State: APjAAAXj5w5LlpKLZJRaRY7Ks6OVEmqiGcShGq4JSc1AGmMWGFHApvZk f/zXLK3iZcKoFLMXSmT25sEBljYgMqKaRg== X-Received: by 2002:a62:41dc:: with SMTP id g89mr70962196pfd.109.1554263077347; Tue, 02 Apr 2019 20:44:37 -0700 (PDT) Received: from cloudburst.imgcgcw.net ([147.50.13.10]) by smtp.gmail.com with ESMTPSA id z6sm26753214pgo.31.2019.04.02.20.44.35 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 02 Apr 2019 20:44:36 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Wed, 3 Apr 2019 10:43:49 +0700 Message-Id: <20190403034358.21999-18-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190403034358.21999-1-richard.henderson@linaro.org> References: <20190403034358.21999-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::541 Subject: [Qemu-devel] [PATCH 17/26] target/s390x: Convert to CPUClass::tlb_fill X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: qemu-s390x@nongnu.org, Cornelia Huck , David Hildenbrand Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Cc: qemu-s390x@nongnu.org Cc: Cornelia Huck Cc: David Hildenbrand Signed-off-by: Richard Henderson --- target/s390x/internal.h | 5 +- target/s390x/cpu.c | 5 +- target/s390x/excp_helper.c | 156 +++++++++++++++++++++---------------- target/s390x/mem_helper.c | 29 ------- 4 files changed, 94 insertions(+), 101 deletions(-) -- 2.17.1 diff --git a/target/s390x/internal.h b/target/s390x/internal.h index 5f7901da5e..424e8ce406 100644 --- a/target/s390x/internal.h +++ b/target/s390x/internal.h @@ -263,8 +263,9 @@ ObjectClass *s390_cpu_class_by_name(const char *name); void s390x_cpu_debug_excp_handler(CPUState *cs); void s390_cpu_do_interrupt(CPUState *cpu); bool s390_cpu_exec_interrupt(CPUState *cpu, int int_req); -int s390_cpu_handle_mmu_fault(CPUState *cpu, vaddr address, int size, int rw, - int mmu_idx); +bool s390_cpu_tlb_fill(CPUState *cs, vaddr address, int size, + MMUAccessType access_type, int mmu_idx, + bool probe, uintptr_t retaddr); void s390x_cpu_do_unaligned_access(CPUState *cs, vaddr addr, MMUAccessType access_type, int mmu_idx, uintptr_t retaddr); diff --git a/target/s390x/cpu.c b/target/s390x/cpu.c index 698dd9cb82..9dd94b1395 100644 --- a/target/s390x/cpu.c +++ b/target/s390x/cpu.c @@ -471,9 +471,8 @@ static void s390_cpu_class_init(ObjectClass *oc, void *data) cc->set_pc = s390_cpu_set_pc; cc->gdb_read_register = s390_cpu_gdb_read_register; cc->gdb_write_register = s390_cpu_gdb_write_register; -#ifdef CONFIG_USER_ONLY - cc->handle_mmu_fault = s390_cpu_handle_mmu_fault; -#else + cc->tlb_fill = s390_cpu_tlb_fill; +#ifndef CONFIG_USER_ONLY cc->get_phys_page_debug = s390_cpu_get_phys_page_debug; cc->vmsd = &vmstate_s390_cpu; cc->write_elf64_note = s390_cpu_write_elf64_note; diff --git a/target/s390x/excp_helper.c b/target/s390x/excp_helper.c index bc781c14c3..aeeaeb523d 100644 --- a/target/s390x/excp_helper.c +++ b/target/s390x/excp_helper.c @@ -74,20 +74,14 @@ void s390_cpu_do_interrupt(CPUState *cs) cs->exception_index = -1; } -int s390_cpu_handle_mmu_fault(CPUState *cs, vaddr address, int size, - int rw, int mmu_idx) -{ - S390CPU *cpu = S390_CPU(cs); - - trigger_pgm_exception(&cpu->env, PGM_ADDRESSING, ILEN_AUTO); - /* On real machines this value is dropped into LowMem. Since this - is userland, simply put this someplace that cpu_loop can find it. */ - cpu->env.__excp_addr = address; - return 1; -} - #else /* !CONFIG_USER_ONLY */ +void tlb_fill(CPUState *cs, target_ulong addr, int size, + MMUAccessType access_type, int mmu_idx, uintptr_t retaddr) +{ + s390_cpu_tlb_fill(cs, addr, size, access_type, mmu_idx, false, retaddr); +} + static inline uint64_t cpu_mmu_idx_to_asc(int mmu_idx) { switch (mmu_idx) { @@ -102,61 +96,6 @@ static inline uint64_t cpu_mmu_idx_to_asc(int mmu_idx) } } -int s390_cpu_handle_mmu_fault(CPUState *cs, vaddr orig_vaddr, int size, - int rw, int mmu_idx) -{ - S390CPU *cpu = S390_CPU(cs); - CPUS390XState *env = &cpu->env; - target_ulong vaddr, raddr; - uint64_t asc; - int prot; - - qemu_log_mask(CPU_LOG_MMU, "%s: addr 0x%" VADDR_PRIx " rw %d mmu_idx %d\n", - __func__, orig_vaddr, rw, mmu_idx); - - vaddr = orig_vaddr; - - if (mmu_idx < MMU_REAL_IDX) { - asc = cpu_mmu_idx_to_asc(mmu_idx); - /* 31-Bit mode */ - if (!(env->psw.mask & PSW_MASK_64)) { - vaddr &= 0x7fffffff; - } - if (mmu_translate(env, vaddr, rw, asc, &raddr, &prot, true)) { - return 1; - } - } else if (mmu_idx == MMU_REAL_IDX) { - /* 31-Bit mode */ - if (!(env->psw.mask & PSW_MASK_64)) { - vaddr &= 0x7fffffff; - } - if (mmu_translate_real(env, vaddr, rw, &raddr, &prot)) { - return 1; - } - } else { - abort(); - } - - /* check out of RAM access */ - if (!address_space_access_valid(&address_space_memory, raddr, - TARGET_PAGE_SIZE, rw, - MEMTXATTRS_UNSPECIFIED)) { - qemu_log_mask(CPU_LOG_MMU, - "%s: raddr %" PRIx64 " > ram_size %" PRIx64 "\n", - __func__, (uint64_t)raddr, (uint64_t)ram_size); - trigger_pgm_exception(env, PGM_ADDRESSING, ILEN_AUTO); - return 1; - } - - qemu_log_mask(CPU_LOG_MMU, "%s: set tlb %" PRIx64 " -> %" PRIx64 " (%x)\n", - __func__, (uint64_t)vaddr, (uint64_t)raddr, prot); - - tlb_set_page(cs, orig_vaddr & TARGET_PAGE_MASK, raddr, prot, - mmu_idx, TARGET_PAGE_SIZE); - - return 0; -} - static void do_program_interrupt(CPUS390XState *env) { uint64_t mask, addr; @@ -577,3 +516,86 @@ void s390x_cpu_do_unaligned_access(CPUState *cs, vaddr addr, } #endif /* CONFIG_USER_ONLY */ + +bool s390_cpu_tlb_fill(CPUState *cs, vaddr address, int size, + MMUAccessType access_type, int mmu_idx, + bool probe, uintptr_t retaddr) +{ + S390CPU *cpu = S390_CPU(cs); + +#ifndef CONFIG_USER_ONLY + CPUS390XState *env = &cpu->env; + target_ulong vaddr, raddr; + uint64_t asc; + int prot, fail; + + qemu_log_mask(CPU_LOG_MMU, "%s: addr 0x%" VADDR_PRIx " rw %d mmu_idx %d\n", + __func__, address, access_type, mmu_idx); + + vaddr = address; + + if (mmu_idx < MMU_REAL_IDX) { + asc = cpu_mmu_idx_to_asc(mmu_idx); + /* 31-Bit mode */ + if (!(env->psw.mask & PSW_MASK_64)) { + vaddr &= 0x7fffffff; + } + fail = mmu_translate(env, vaddr, access_type, asc, &raddr, &prot, true); + } else if (mmu_idx == MMU_REAL_IDX) { + /* 31-Bit mode */ + if (!(env->psw.mask & PSW_MASK_64)) { + vaddr &= 0x7fffffff; + } + fail = mmu_translate_real(env, vaddr, access_type, &raddr, &prot); + } else { + g_assert_not_reached(); + } + + /* check out of RAM access */ + if (!fail && + !address_space_access_valid(&address_space_memory, raddr, + TARGET_PAGE_SIZE, access_type, + MEMTXATTRS_UNSPECIFIED)) { + qemu_log_mask(CPU_LOG_MMU, + "%s: raddr %" PRIx64 " > ram_size %" PRIx64 "\n", + __func__, (uint64_t)raddr, (uint64_t)ram_size); + trigger_pgm_exception(env, PGM_ADDRESSING, ILEN_AUTO); + fail = 1; + } + + if (!fail) { + qemu_log_mask(CPU_LOG_MMU, + "%s: set tlb %" PRIx64 " -> %" PRIx64 " (%x)\n", + __func__, (uint64_t)vaddr, (uint64_t)raddr, prot); + tlb_set_page(cs, address & TARGET_PAGE_MASK, raddr, prot, + mmu_idx, TARGET_PAGE_SIZE); + return true; + } + if (probe) { + return false; + } +#else + trigger_pgm_exception(&cpu->env, PGM_ADDRESSING, ILEN_AUTO); + /* + * On real machines this value is dropped into LowMem. Since this + * is userland, simply put this someplace that cpu_loop can find it. + */ + cpu->env.__excp_addr = address; +#endif + + cpu_restore_state(cs, retaddr, true); + + /* + * Note that handle_mmu_fault sets ilen to either 2 (for code) + * or AUTO (for data). We can resolve AUTO now, as if it was + * set to UNWIND -- that will have been done via assignment + * in cpu_restore_state. Otherwise re-examine access_type. + */ + if (access_type == MMU_INST_FETCH) { + CPUS390XState *env = cs->env_ptr; + env->int_pgm_ilen = 2; + } + + cpu_loop_exit(cs); +} + diff --git a/target/s390x/mem_helper.c b/target/s390x/mem_helper.c index d54907696d..0c5ca36823 100644 --- a/target/s390x/mem_helper.c +++ b/target/s390x/mem_helper.c @@ -34,35 +34,6 @@ /*****************************************************************************/ /* Softmmu support */ -#if !defined(CONFIG_USER_ONLY) - -/* try to fill the TLB and return an exception if error. If retaddr is - NULL, it means that the function was called in C code (i.e. not - from generated code or from helper.c) */ -/* XXX: fix it to restore all registers */ -void tlb_fill(CPUState *cs, target_ulong addr, int size, - MMUAccessType access_type, int mmu_idx, uintptr_t retaddr) -{ - int ret = s390_cpu_handle_mmu_fault(cs, addr, size, access_type, mmu_idx); - if (unlikely(ret != 0)) { - cpu_restore_state(cs, retaddr, true); - - /* - * Note that handle_mmu_fault sets ilen to either 2 (for code) - * or AUTO (for data). We can resolve AUTO now, as if it was - * set to UNWIND -- that will have been done via assignment - * in cpu_restore_state. Otherwise re-examine access_type. - */ - if (access_type == MMU_INST_FETCH) { - CPUS390XState *env = cs->env_ptr; - env->int_pgm_ilen = 2; - } - - cpu_loop_exit(cs); - } -} - -#endif /* #define DEBUG_HELPER */ #ifdef DEBUG_HELPER