From patchwork Thu Mar 7 17:04:32 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 159892 Delivered-To: patch@linaro.org Received: by 2002:a02:5cc1:0:0:0:0:0 with SMTP id w62csp7672619jad; Thu, 7 Mar 2019 09:08:43 -0800 (PST) X-Google-Smtp-Source: APXvYqwOqzA5s+rhRwz8ZqicTcd1mQxf/hjyt6szv8+4xkZG0sjFRn2TU/3GKMOxLFVgqckdtU3P X-Received: by 2002:a0c:8698:: with SMTP id 24mr11602897qvf.188.1551978523550; Thu, 07 Mar 2019 09:08:43 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1551978523; cv=none; d=google.com; s=arc-20160816; b=CBOsXa5hhkIKJF6cOx5Yd6R3qA32Pfh1uqeAAbenEhlqoD8JZKedL4fBxeIJMwGtjn dL6/Ew5O4KEtEpD/N9h36Sg7s8qANfOefUkjpzEplwuvKaSD33Q9XhCBwtrwX1LabNf3 OQTrsB2cAnJd7SGY7qfWrFUT4Yk7UbAGlTmcF6kMPDDxHeWwyo/JuehtzZu8hEN+sFTP XLtGPufnhFwQgPiNupwZ+K3vTy0fb3Mq0PYDvNoQLdoX9M5aRACMhcf9jLMk0Jb5ogOn 7x7bUU60L4j4QFZjXQ1zM7lqGjEtJ8j2RBllNZsiZsCcH08MwwdmnC7CXfoULZUI2o86 mgXg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature; bh=KjM4haI49S06I+pNMa6BJgUxdWD4RG+/BNqUDF5OoYk=; b=bw/jY70XPUXvHbRW9/qfr6GvHN87BLGM9YFV00H9DQrYXJgeYCr0OS90aZPvoTkq4k d5YwUsgYO/cnGk0BMo0jgAijCQdRUF4VQng7/JRiJxY4pQKR8WaFRfMfg/oMLhCaq6oh f3QIBFS/yoYlx6PGF1cYLEPlr2vESN6JGXzsW7K65rXbIwG0DOOlIPfcEoOHN1CV2Tzn +GyU/edUmV/py4Ivxt03mMIdeMOcea+Zuf4/Yp+OAw8OK2FZEdc3OuihYFNZ4XGj9J0U t987fp928qlZa7ahaGQmRE9Lc5GYsVeDdou4OHofu7GXKG05/87b184Hk0cfqFRdmLom F1Vw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=ha80EfvH; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id d53si280517qvd.194.2019.03.07.09.08.43 for (version=TLS1 cipher=AES128-SHA bits=128/128); Thu, 07 Mar 2019 09:08:43 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=ha80EfvH; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1]:55606 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1h1wVe-0000TX-Kd for patch@linaro.org; Thu, 07 Mar 2019 12:08:42 -0500 Received: from eggs.gnu.org ([209.51.188.92]:59106) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1h1wT8-0007EM-0C for qemu-devel@nongnu.org; Thu, 07 Mar 2019 12:06:06 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1h1wT0-0005qs-Jw for qemu-devel@nongnu.org; Thu, 07 Mar 2019 12:06:01 -0500 Received: from mail-pf1-x442.google.com ([2607:f8b0:4864:20::442]:35767) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1h1wSt-0004Zk-UA for qemu-devel@nongnu.org; Thu, 07 Mar 2019 12:05:53 -0500 Received: by mail-pf1-x442.google.com with SMTP id j5so11903207pfa.2 for ; Thu, 07 Mar 2019 09:05:01 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=KjM4haI49S06I+pNMa6BJgUxdWD4RG+/BNqUDF5OoYk=; b=ha80EfvHhMaTP+Fci1hFUNtm+6tQkzrbfgvXiMBfaafiahqKhJClpFDnQSJ67n3uKc BE3+fzbf5Qy6R6mJa2rHzanOotZ2tBFyUk/i0n6ZSfxTKfCI46VQuP/CJ9eUVLnVeFbU SHo7YVfJzzYnwX14G1MLY3WnEGbzblcjPrBr7IavMs0d9tkCUDGOPhsqPlGsj/avoCJy h1cobUjarmetcmcupIur6Gp5w/5JA27V5wwvUvY6HIgIFQLWdBeIytlFjqyscUOjTau8 2Axumbjh8A1I23Z4529YUCJUiOWS3TPH11/0BDzogLUe8EB7lBciuAfrB8c446MZC0rL BB4w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=KjM4haI49S06I+pNMa6BJgUxdWD4RG+/BNqUDF5OoYk=; b=VqxouDJQWQ4Ii7oJMgfNTyEphRVVzpFmhf5QEq6KMl4O00Iy5/19BshLm7D59VtSBj 9R4OyDlP1g1qItuVAUZqTY2XLwld7PLvNbQTzrt1ozjvWiKvdJsW3e1GNIArxeWXsvkh VBgVkEB0pSnSBd4lbehhB2ZNdNq2lA6wehia+V9NEc/03B6652e39R8ZQYQ3ZvrktGZ8 zOIxACbKlcpY6tenLmDQ4xKiMO3YAbTLko5YJbKJOujQrHz4WFOh8rTbQr2J8D/0hN8n fqQ0frFiAGZirn4RVlWysDz0O1lK/kLPZ67wEuF6QQkxLSztDfe2/3+YKR/mr3ffYBp1 zqEw== X-Gm-Message-State: APjAAAV6dXxZctNJx73sG75/u1PVqMqEMlmNZMoXL915XGP89O8Pc6cr kkystn5Z8VbN7cwGtPkpB1ww5Q161TI= X-Received: by 2002:a17:902:b087:: with SMTP id p7mr13807061plr.56.1551978299894; Thu, 07 Mar 2019 09:04:59 -0800 (PST) Received: from cloudburst.twiddle.net (97-113-188-82.tukw.qwest.net. [97.113.188.82]) by smtp.gmail.com with ESMTPSA id r82sm10040562pfa.161.2019.03.07.09.04.58 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Thu, 07 Mar 2019 09:04:59 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Thu, 7 Mar 2019 09:04:32 -0800 Message-Id: <20190307170440.3113-15-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.2 In-Reply-To: <20190307170440.3113-1-richard.henderson@linaro.org> References: <20190307170440.3113-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::442 Subject: [Qemu-devel] [PATCH v4 14/22] target/arm: Implement the access tag cache flushes X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Like the regular data cache flushes, these are nops within qemu. Signed-off-by: Richard Henderson --- target/arm/helper.c | 48 +++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 48 insertions(+) -- 2.17.2 diff --git a/target/arm/helper.c b/target/arm/helper.c index 7b30e1a1a9..a16c87d0d9 100644 --- a/target/arm/helper.c +++ b/target/arm/helper.c @@ -5793,6 +5793,54 @@ static const ARMCPRegInfo mte_reginfo[] = { { .name = "GMID_EL1", .state = ARM_CP_STATE_AA64, .opc0 = 3, .opc1 = 1, .crn = 0, .crm = 0, .opc2 = 4, .access = PL1_R, .type = ARM_CP_CONST, .resetvalue = GMID_EL1_BS }, + { .name = "IGVAC", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 6, .opc2 = 3, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "IGSW", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 6, .opc2 = 4, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CGSW", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 10, .opc2 = 4, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CIGSW", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 14, .opc2 = 4, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CGVAC", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 3, .crn = 7, .crm = 10, .opc2 = 3, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CGVAP", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 3, .crn = 7, .crm = 12, .opc2 = 3, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CGVADP", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 3, .crn = 7, .crm = 13, .opc2 = 3, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CIGVAC", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 3, .crn = 7, .crm = 14, .opc2 = 3, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "IGDVAC", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 6, .opc2 = 5, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "IGDSW", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 6, .opc2 = 6, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CGDSW", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 10, .opc2 = 6, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CIGDSW", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 14, .opc2 = 6, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CGDVAC", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 3, .crn = 7, .crm = 10, .opc2 = 5, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CGDVAP", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 3, .crn = 7, .crm = 12, .opc2 = 5, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CGDVADP", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 3, .crn = 7, .crm = 13, .opc2 = 5, + .type = ARM_CP_NOP, .access = PL1_W }, + { .name = "CIGDVAC", .state = ARM_CP_STATE_AA64, + .opc0 = 1, .opc1 = 3, .crn = 7, .crm = 14, .opc2 = 5, + .type = ARM_CP_NOP, .access = PL1_W }, REGINFO_SENTINEL }; #endif