From patchwork Tue Feb 12 04:57:02 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 158080 Delivered-To: patch@linaro.org Received: by 2002:a02:48:0:0:0:0:0 with SMTP id 69csp3419742jaa; Mon, 11 Feb 2019 21:09:58 -0800 (PST) X-Google-Smtp-Source: AHgI3IaPfLUHcifBQ1+jK/owPeZjgpEsogSwzKK32sMN31kXjL4YNWHdsZE23bgYh/oy+YZgp0HB X-Received: by 2002:a25:8b8f:: with SMTP id j15mr1370196ybl.373.1549948198149; Mon, 11 Feb 2019 21:09:58 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1549948198; cv=none; d=google.com; s=arc-20160816; b=RSHbzePxiJwy29t61pAVY6wCh06NHW2WETM6FwTXG9xqRKCjkL7hmlTwpDGqCShXLC 77o26E216f5Ocnre6V/IL/ZDI8CN8BRj4Hp3AB4u2BcSeRZ917xNBc3p8eSyWVi1T1rD pthTm82RFzgRmu+aAuH/r/9srAMYayxEVnMlcchQCTYeMvf+ysX2QhbvL1Lw6psJNBzJ febOFExsz2d7w2qulY7PBXgdIj25nbhVrVuIMPwXuowU4VWBNaD7UjQCbHn9hyLujTzS tO2WkAppd2aMrOo9n4SzeeVfn0ew5z6GvCD8gKWjNci5dz6wHHj3XVDj4nAHzMw4KFEm JgoA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature; bh=yaGBPGPY8lwKTIe/SH+HRx7tSb2km+zrbRYBmYlSMLw=; b=Vjy9QDJxYtLbtT1Z4YDFAu8VblqE9XSgn3ZinNHcps7VAvU7rmgrvAKoEHus/ykeSX xm5GHWQFxCyXxLFz7VwhNUpd6v2ypV16uMUunHmpsu8CENyLtUPQwSUSJa0mrLMN8oEa LHtHtqp3OEM+SHBOpfagvK3SciLr2dg1KSiDv02pXZW8KBCQ9kywrujwpUk9fAdSnAai iQ5d2Ox0cLhlZSpAHNFPjhLt2ndZq3xOEDKVxA7//vKbaPk/nx44yNVriO7GgdTruYR8 VzN0R8U/nFjNssVHOEdN1KxRHQd9hBiGhltyzybjq6xSKg++NbNrmvCEJLV8SPawpo+d CDzg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=ebvA8oxH; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id r18si4874408ybc.488.2019.02.11.21.09.58 for (version=TLS1 cipher=AES128-SHA bits=128/128); Mon, 11 Feb 2019 21:09:58 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=ebvA8oxH; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1]:33239 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gtQKT-0002dc-IM for patch@linaro.org; Tue, 12 Feb 2019 00:09:57 -0500 Received: from eggs.gnu.org ([209.51.188.92]:49758) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gtQ95-0002my-A3 for qemu-devel@nongnu.org; Mon, 11 Feb 2019 23:58:13 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gtQ8o-0001v4-38 for qemu-devel@nongnu.org; Mon, 11 Feb 2019 23:58:01 -0500 Received: from mail-pg1-x541.google.com ([2607:f8b0:4864:20::541]:40828) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gtQ8m-0001Vi-Fb for qemu-devel@nongnu.org; Mon, 11 Feb 2019 23:57:53 -0500 Received: by mail-pg1-x541.google.com with SMTP id z10so663105pgp.7 for ; Mon, 11 Feb 2019 20:57:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=yaGBPGPY8lwKTIe/SH+HRx7tSb2km+zrbRYBmYlSMLw=; b=ebvA8oxHGmq5rnSQIAF7FVucs1rrVliYWR12vlUitvcOReBU3i3lgqTGnir83rJ0fO iv+ZrKkQBKwlegt8atfR9fJSN0Z4cZSNNBOWPC+ZRuJcTDNw1Zu+6Pnn7+YW0Q9NZNDO hJSRLQQn9RA4j9t+TLYFgRKrgsyzqHiv2lq2QUG2LIN8CEyUL/y3A3DG0ITTH3y9ck2W EjwnOaamjh4woFgg5WAwYUGMOyMJSY2kvf3un6I2+VMn7Mu+/wzwnZn0ZIX6jgysvVR9 S6TV/f/xXQARY4WEYKXZNp5r+m4O4wub4CrxpKnFrhPIjAn8ZqNKDGgAUGG/NXo4RB1y lrTA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=yaGBPGPY8lwKTIe/SH+HRx7tSb2km+zrbRYBmYlSMLw=; b=ahwGnH1Kmds3jPQry7GDxVpU8R+i70ggG0kfMVMG0MzmBa+jR+mf16bgmZDIhZ+N9r HBUvsE/JrHvSUueL1l5MmBrhAKKvc5jnGZzP20JHP1+6evQQHL12au1RmfLRLJJPhaKI XnjsD688c5xjx1Zwssl7UcKQLcFaFf+qNeV/U61uWzAki12PMRS9FB4q+/MyvlR9Wae3 i/Hq4nNy295R5RmgalXR8BbC4hmUH7eSkb/WogB3n0srkZfEjk0+WvjKz3VWYe9jIi1P 9RtN9LSPGpenJTLoZGqbJMg5FLGaCO/LYZGCqPXrdGBiS3yR37scFlIz7X0I4Q2jc3xO St0Q== X-Gm-Message-State: AHQUAuZXWfra6DD2Hks63GSRPMc44qqPZ9KkF8yLQ+1nEfQ2ho0p9CjG BHWayBNThHLof2MnIDvJFT1S1bw/o/4= X-Received: by 2002:a62:7042:: with SMTP id l63mr2065118pfc.1.1549947449841; Mon, 11 Feb 2019 20:57:29 -0800 (PST) Received: from cloudburst.twiddle.net (97-113-188-82.tukw.qwest.net. [97.113.188.82]) by smtp.gmail.com with ESMTPSA id a90sm22088923pfj.109.2019.02.11.20.57.28 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Mon, 11 Feb 2019 20:57:29 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Mon, 11 Feb 2019 20:57:02 -0800 Message-Id: <20190212045721.28041-6-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.2 In-Reply-To: <20190212045721.28041-1-richard.henderson@linaro.org> References: <20190212045721.28041-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::541 Subject: [Qemu-devel] [PULL 05/24] target/hppa: Unify specializations of OR X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" With decodetree.py, the specializations would conflict so we must have a single entry point for all variants of OR. Tested-by: Helge Deller Tested-by: Sven Schnelle Signed-off-by: Richard Henderson --- target/hppa/translate.c | 108 ++++++++++++++++++++++------------------ 1 file changed, 59 insertions(+), 49 deletions(-) -- 2.17.2 diff --git a/target/hppa/translate.c b/target/hppa/translate.c index 2ca0f5da10..6c2f560fc1 100644 --- a/target/hppa/translate.c +++ b/target/hppa/translate.c @@ -2622,21 +2622,69 @@ static bool trans_log(DisasContext *ctx, uint32_t insn, const DisasInsn *di) return nullify_end(ctx); } -/* OR r,0,t -> COPY (according to gas) */ -static bool trans_copy(DisasContext *ctx, uint32_t insn, const DisasInsn *di) +static bool trans_or(DisasContext *ctx, uint32_t insn, const DisasInsn *di) { + unsigned r2 = extract32(insn, 21, 5); unsigned r1 = extract32(insn, 16, 5); + unsigned cf = extract32(insn, 12, 4); unsigned rt = extract32(insn, 0, 5); + TCGv_reg tcg_r1, tcg_r2; - if (r1 == 0) { - TCGv_reg dest = dest_gpr(ctx, rt); - tcg_gen_movi_reg(dest, 0); - save_gpr(ctx, rt, dest); - } else { - save_gpr(ctx, rt, cpu_gr[r1]); + if (cf == 0) { + if (rt == 0) { /* NOP */ + cond_free(&ctx->null_cond); + return true; + } + if (r2 == 0) { /* COPY */ + if (r1 == 0) { + TCGv_reg dest = dest_gpr(ctx, rt); + tcg_gen_movi_reg(dest, 0); + save_gpr(ctx, rt, dest); + } else { + save_gpr(ctx, rt, cpu_gr[r1]); + } + cond_free(&ctx->null_cond); + return true; + } +#ifndef CONFIG_USER_ONLY + /* These are QEMU extensions and are nops in the real architecture: + * + * or %r10,%r10,%r10 -- idle loop; wait for interrupt + * or %r31,%r31,%r31 -- death loop; offline cpu + * currently implemented as idle. + */ + if ((rt == 10 || rt == 31) && r1 == rt && r2 == rt) { /* PAUSE */ + TCGv_i32 tmp; + + /* No need to check for supervisor, as userland can only pause + until the next timer interrupt. */ + nullify_over(ctx); + + /* Advance the instruction queue. */ + copy_iaoq_entry(cpu_iaoq_f, ctx->iaoq_b, cpu_iaoq_b); + copy_iaoq_entry(cpu_iaoq_b, ctx->iaoq_n, ctx->iaoq_n_var); + nullify_set(ctx, 0); + + /* Tell the qemu main loop to halt until this cpu has work. */ + tmp = tcg_const_i32(1); + tcg_gen_st_i32(tmp, cpu_env, -offsetof(HPPACPU, env) + + offsetof(CPUState, halted)); + tcg_temp_free_i32(tmp); + gen_excp_1(EXCP_HALTED); + ctx->base.is_jmp = DISAS_NORETURN; + + return nullify_end(ctx); + } +#endif } - cond_free(&ctx->null_cond); - return true; + + if (cf) { + nullify_over(ctx); + } + tcg_r1 = load_gpr(ctx, r1); + tcg_r2 = load_gpr(ctx, r2); + do_log(ctx, rt, tcg_r1, tcg_r2, cf, tcg_gen_or_reg); + return nullify_end(ctx); } static bool trans_cmpclr(DisasContext *ctx, uint32_t insn, const DisasInsn *di) @@ -2781,48 +2829,10 @@ static bool trans_ds(DisasContext *ctx, uint32_t insn, const DisasInsn *di) return nullify_end(ctx); } -#ifndef CONFIG_USER_ONLY -/* These are QEMU extensions and are nops in the real architecture: - * - * or %r10,%r10,%r10 -- idle loop; wait for interrupt - * or %r31,%r31,%r31 -- death loop; offline cpu - * currently implemented as idle. - */ -static bool trans_pause(DisasContext *ctx, uint32_t insn, const DisasInsn *di) -{ - TCGv_i32 tmp; - - /* No need to check for supervisor, as userland can only pause - until the next timer interrupt. */ - nullify_over(ctx); - - /* Advance the instruction queue. */ - copy_iaoq_entry(cpu_iaoq_f, ctx->iaoq_b, cpu_iaoq_b); - copy_iaoq_entry(cpu_iaoq_b, ctx->iaoq_n, ctx->iaoq_n_var); - nullify_set(ctx, 0); - - /* Tell the qemu main loop to halt until this cpu has work. */ - tmp = tcg_const_i32(1); - tcg_gen_st_i32(tmp, cpu_env, -offsetof(HPPACPU, env) + - offsetof(CPUState, halted)); - tcg_temp_free_i32(tmp); - gen_excp_1(EXCP_HALTED); - ctx->base.is_jmp = DISAS_NORETURN; - - return nullify_end(ctx); -} -#endif - static const DisasInsn table_arith_log[] = { - { 0x08000240u, 0xfc00ffffu, trans_nop }, /* or x,y,0 */ - { 0x08000240u, 0xffe0ffe0u, trans_copy }, /* or x,0,t */ -#ifndef CONFIG_USER_ONLY - { 0x094a024au, 0xffffffffu, trans_pause }, /* or r10,r10,r10 */ - { 0x0bff025fu, 0xffffffffu, trans_pause }, /* or r31,r31,r31 */ -#endif + { 0x08000240u, 0xfc000fe0u, trans_or }, { 0x08000000u, 0xfc000fe0u, trans_log, .f.ttt = tcg_gen_andc_reg }, { 0x08000200u, 0xfc000fe0u, trans_log, .f.ttt = tcg_gen_and_reg }, - { 0x08000240u, 0xfc000fe0u, trans_log, .f.ttt = tcg_gen_or_reg }, { 0x08000280u, 0xfc000fe0u, trans_log, .f.ttt = tcg_gen_xor_reg }, { 0x08000880u, 0xfc000fe0u, trans_cmpclr }, { 0x08000380u, 0xfc000fe0u, trans_uxor },