From patchwork Tue Dec 25 20:55:06 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 154483 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp5214397ljp; Tue, 25 Dec 2018 13:05:51 -0800 (PST) X-Google-Smtp-Source: AFSGD/UxfxxvOKKzfa05ys/KTTtjGhnNk/twU2dT/mBPl5YbxN1MyQLtPcFTRyrPEzBMEHcascl6 X-Received: by 2002:ac8:38e2:: with SMTP id g31mr16067650qtc.55.1545771951142; Tue, 25 Dec 2018 13:05:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1545771951; cv=none; d=google.com; s=arc-20160816; b=NK5NEDwtNPhXO5MD1E3UAEv3t899++uALBG0cQa+uL6t4HxDdit1z7pS5y4hZVLuk9 9T88DnSOw7dbamWoBlEOJhyyBjJWT79MHF1Ab/A5PFZp1+SUA3k3zIGjkm8kbqEqcG/B fpJc6kGd9TSzP90KLP0kuHV/8ey8xlhklJPfhbchwBvIeTPV+rX6CcEN+zsI2QLJ+eKZ pX1pDtzSQY2FkXMUDJugwoVz7vJX9eLE/qJHArgnJcuTIJ+5YGPhKE0AetTCC0iqGePt LLgpszUaXzqUX0ryXzOLQcoe+kpOOn9L8so/h5xORJYTJx3gFcFLPno+kGgTSkBkGE3p vSwQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature; bh=JsZcBFYMSdp+4zdJxNkrDTpJo5A7UGR4ZaFTrSGM0S8=; b=kBRbxgJnTY3SdYmPBidIewCBecA2dEa0sXdhUyF5ck9771aqIeNdbm61HtmigVeN10 mqbqi8yWZ8q9/MsIvTO36d9IxDa+148bYBElihzs5KgkjRNM8GOPqPkrghUlNUbZV3mo BnmEyCZSUsBpuwP2W5AqYvCYNcbtyLwm8S3kcmKfHaO1X6EXAehtAwnkP1GEY7j4VW/H cg/Ey3cHY1NVxYQYSiHxcu8TDlliRxHUMYNQxuTus84+CbB6Ccb1pnIIGenS4d1dqh7Y 1fQyRiz21e59iJbODRNLp/pMvKpzcSInzBw7msYH5/ohftBLgD464TXdzPn0x4hGkz7W cU7w== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=h6Lyok2R; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [208.118.235.17]) by mx.google.com with ESMTPS id e56si233611qtc.139.2018.12.25.13.05.50 for (version=TLS1 cipher=AES128-SHA bits=128/128); Tue, 25 Dec 2018 13:05:51 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=h6Lyok2R; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1]:43094 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gbtte-0006mH-Gp for patch@linaro.org; Tue, 25 Dec 2018 16:05:50 -0500 Received: from eggs.gnu.org ([208.118.235.92]:50225) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gbtmV-0006Kg-Kd for qemu-devel@nongnu.org; Tue, 25 Dec 2018 15:58:30 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gbtmJ-0000A8-Hj for qemu-devel@nongnu.org; Tue, 25 Dec 2018 15:58:23 -0500 Received: from mail-pf1-x433.google.com ([2607:f8b0:4864:20::433]:42167) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gbtmG-00006B-1h for qemu-devel@nongnu.org; Tue, 25 Dec 2018 15:58:13 -0500 Received: by mail-pf1-x433.google.com with SMTP id 64so7071242pfr.9 for ; Tue, 25 Dec 2018 12:58:10 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=JsZcBFYMSdp+4zdJxNkrDTpJo5A7UGR4ZaFTrSGM0S8=; b=h6Lyok2RgRFGjFKhWlcnpAsEklWbxj86Nc+b3OReKVOxK7qQTXkfjAMBsd9iWgUBdU WRb5S7WDWXaGKItrbDL45pVcAjIcU6I7pBIBKzIV2TNU7Pf0/fES+dtiRj+LcMgF9Lwf 4oYtyWGjTG2SFgB1W2UDG1sfqTwVYHzECcRZo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=JsZcBFYMSdp+4zdJxNkrDTpJo5A7UGR4ZaFTrSGM0S8=; b=HOPIYLVErh1k17X2ZGOg/69hZRLeBkatW32q21YPj1VZalLlpr5STeqyfWbjs8WBhM UQFPFfHyKsTYV3fa69Ww/42x2PphUFPR3ca8JHGAK5UKFVUTEpJGIYT3U/OhNn/N+NMd uacmSG/eeFiP7qqGPEBOu3rTdClFw1yBh4qKucGJKeOrTeHCxXft66FDRo6XlVxpBPQC V4/kZc7KDV4at+F5QSMPbDV9mOVVgznz47lUFRzVMKhfahHUFIWuAE4Y2GOu5oPEGKsX CPrgZrVSRKN4Jfx3R9IAfdYYZLxoPuVP9HRJznNE+t50CX3taLreikRz3qs0ArS0r8kW XhLw== X-Gm-Message-State: AJcUukef/1ch7kgw1NbtYjaJaIsqsIqjn42IiPcNkfWJetzkYm/swx4v 50Fh5KTVcvdmV15hGdisF7hT9YMCSo4= X-Received: by 2002:a63:374e:: with SMTP id g14mr16984151pgn.59.1545771488594; Tue, 25 Dec 2018 12:58:08 -0800 (PST) Received: from cloudburst.home (c211-28-135-144.sunsh3.vic.optusnet.com.au. [211.28.135.144]) by smtp.gmail.com with ESMTPSA id t21sm48501628pgg.24.2018.12.25.12.58.00 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 25 Dec 2018 12:58:07 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Wed, 26 Dec 2018 07:55:06 +1100 Message-Id: <20181225205529.10874-20-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.2 In-Reply-To: <20181225205529.10874-1-richard.henderson@linaro.org> References: <20181225205529.10874-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::433 Subject: [Qemu-devel] [PULL 19/42] tcg/riscv: Add the prologue generation and register the JIT X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org, Michael Clark , Alistair Francis Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" From: Alistair Francis Signed-off-by: Alistair Francis Signed-off-by: Michael Clark Reviewed-by: Richard Henderson Message-Id: Signed-off-by: Richard Henderson --- tcg/riscv/tcg-target.inc.c | 111 +++++++++++++++++++++++++++++++++++++ 1 file changed, 111 insertions(+) -- 2.17.2 diff --git a/tcg/riscv/tcg-target.inc.c b/tcg/riscv/tcg-target.inc.c index 014c5287f5..8a5f1deefc 100644 --- a/tcg/riscv/tcg-target.inc.c +++ b/tcg/riscv/tcg-target.inc.c @@ -1805,3 +1805,114 @@ static const TCGTargetOpDef *tcg_target_op_def(TCGOpcode op) return NULL; } } + +static const int tcg_target_callee_save_regs[] = { + TCG_REG_S0, /* used for the global env (TCG_AREG0) */ + TCG_REG_S1, + TCG_REG_S2, + TCG_REG_S3, + TCG_REG_S4, + TCG_REG_S5, + TCG_REG_S6, + TCG_REG_S7, + TCG_REG_S8, + TCG_REG_S9, + TCG_REG_S10, + TCG_REG_S11, + TCG_REG_RA, /* should be last for ABI compliance */ +}; + +/* Stack frame parameters. */ +#define REG_SIZE (TCG_TARGET_REG_BITS / 8) +#define SAVE_SIZE ((int)ARRAY_SIZE(tcg_target_callee_save_regs) * REG_SIZE) +#define TEMP_SIZE (CPU_TEMP_BUF_NLONGS * (int)sizeof(long)) +#define FRAME_SIZE ((TCG_STATIC_CALL_ARGS_SIZE + TEMP_SIZE + SAVE_SIZE \ + + TCG_TARGET_STACK_ALIGN - 1) \ + & -TCG_TARGET_STACK_ALIGN) +#define SAVE_OFS (TCG_STATIC_CALL_ARGS_SIZE + TEMP_SIZE) + +/* We're expecting to be able to use an immediate for frame allocation. */ +QEMU_BUILD_BUG_ON(FRAME_SIZE > 0x7ff); + +/* Generate global QEMU prologue and epilogue code */ +static void tcg_target_qemu_prologue(TCGContext *s) +{ + int i; + + tcg_set_frame(s, TCG_REG_SP, TCG_STATIC_CALL_ARGS_SIZE, TEMP_SIZE); + + /* TB prologue */ + tcg_out_opc_imm(s, OPC_ADDI, TCG_REG_SP, TCG_REG_SP, -FRAME_SIZE); + for (i = 0; i < ARRAY_SIZE(tcg_target_callee_save_regs); i++) { + tcg_out_st(s, TCG_TYPE_REG, tcg_target_callee_save_regs[i], + TCG_REG_SP, SAVE_OFS + i * REG_SIZE); + } + +#if !defined(CONFIG_SOFTMMU) + tcg_out_movi(s, TCG_TYPE_PTR, TCG_GUEST_BASE_REG, guest_base); + tcg_regset_set_reg(s->reserved_regs, TCG_GUEST_BASE_REG); +#endif + + /* Call generated code */ + tcg_out_mov(s, TCG_TYPE_PTR, TCG_AREG0, tcg_target_call_iarg_regs[0]); + tcg_out_opc_imm(s, OPC_JALR, TCG_REG_ZERO, tcg_target_call_iarg_regs[1], 0); + + /* Return path for goto_ptr. Set return value to 0 */ + s->code_gen_epilogue = s->code_ptr; + tcg_out_mov(s, TCG_TYPE_REG, TCG_REG_A0, TCG_REG_ZERO); + + /* TB epilogue */ + tb_ret_addr = s->code_ptr; + for (i = 0; i < ARRAY_SIZE(tcg_target_callee_save_regs); i++) { + tcg_out_ld(s, TCG_TYPE_REG, tcg_target_callee_save_regs[i], + TCG_REG_SP, SAVE_OFS + i * REG_SIZE); + } + + tcg_out_opc_imm(s, OPC_ADDI, TCG_REG_SP, TCG_REG_SP, FRAME_SIZE); + tcg_out_opc_imm(s, OPC_JALR, TCG_REG_ZERO, TCG_REG_RA, 0); +} + +typedef struct { + DebugFrameHeader h; + uint8_t fde_def_cfa[4]; + uint8_t fde_reg_ofs[ARRAY_SIZE(tcg_target_callee_save_regs) * 2]; +} DebugFrame; + +#define ELF_HOST_MACHINE EM_RISCV + +static const DebugFrame debug_frame = { + .h.cie.len = sizeof(DebugFrameCIE) - 4, /* length after .len member */ + .h.cie.id = -1, + .h.cie.version = 1, + .h.cie.code_align = 1, + .h.cie.data_align = -(TCG_TARGET_REG_BITS / 8) & 0x7f, /* sleb128 */ + .h.cie.return_column = TCG_REG_RA, + + /* Total FDE size does not include the "len" member. */ + .h.fde.len = sizeof(DebugFrame) - offsetof(DebugFrame, h.fde.cie_offset), + + .fde_def_cfa = { + 12, TCG_REG_SP, /* DW_CFA_def_cfa sp, ... */ + (FRAME_SIZE & 0x7f) | 0x80, /* ... uleb128 FRAME_SIZE */ + (FRAME_SIZE >> 7) + }, + .fde_reg_ofs = { + 0x80 + 9, 12, /* DW_CFA_offset, s1, -96 */ + 0x80 + 18, 11, /* DW_CFA_offset, s2, -88 */ + 0x80 + 19, 10, /* DW_CFA_offset, s3, -80 */ + 0x80 + 20, 9, /* DW_CFA_offset, s4, -72 */ + 0x80 + 21, 8, /* DW_CFA_offset, s5, -64 */ + 0x80 + 22, 7, /* DW_CFA_offset, s6, -56 */ + 0x80 + 23, 6, /* DW_CFA_offset, s7, -48 */ + 0x80 + 24, 5, /* DW_CFA_offset, s8, -40 */ + 0x80 + 25, 4, /* DW_CFA_offset, s9, -32 */ + 0x80 + 26, 3, /* DW_CFA_offset, s10, -24 */ + 0x80 + 27, 2, /* DW_CFA_offset, s11, -16 */ + 0x80 + 1 , 1, /* DW_CFA_offset, ra, -8 */ + } +}; + +void tcg_register_jit(void *buf, size_t buf_size) +{ + tcg_register_jit_int(buf, buf_size, &debug_frame, sizeof(debug_frame)); +}