From patchwork Tue Dec 25 20:54:58 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 154477 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp5210244ljp; Tue, 25 Dec 2018 13:00:06 -0800 (PST) X-Google-Smtp-Source: ALg8bN4weAaP0peuaN0YbfjGLqDInbeQ+/n36UxvxPJU5pDL5lIFikBZ0ozLIrILTgwWmWHwIVco X-Received: by 2002:a0c:ae76:: with SMTP id z51mr16919421qvc.103.1545771606257; Tue, 25 Dec 2018 13:00:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1545771606; cv=none; d=google.com; s=arc-20160816; b=lEwlQ+cwh9KCQIrkgYQbFZsOX1v5ocCBoUavALg+APFS64H9VxtxhcblxAX1R8C0Qs rooQkwV7OGuts+Aym1h498hGashf6++ow4RCWznta6x7acvlxGTQ1+Ije4fXhcCX3jwj iq/ObHVG4kIqVs3nB1b7Gd0Zr4EEH65OREjX/w1DWW/s3Z1K2oBCMYmye/9SECUf5beN 07fKQaJ3lIWKhkD5gIonqQ3LdwFTD3DgAtmCXqEEFo1hS9KlgQtDuhsK6nkRPHmhXiDV O81EOcrKyRzhRw9zOaej6S7OhiXRhjVbyiRrRgN9WuH4xYHx+IqOcrZWxZZMnLHF7uzc 4fOQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature; bh=AIQVNEPIscyDsgm/2BdqU+1LlOKWSNWo35RhA7Q9VVI=; b=WyFhzzd+j+q8uJ6HF3wq4Lwjqn2Yp8AsrloLkfIlw/b2fqCKEdXwdsZEWuS96EH37w Rgp21DpWz4UAjvvhqVM07f61uRKI3TOdFvTvFYTKVVDSKfi5y6gwztv4NwOz5eSgpQ3+ pkRBF+Dj1KjmBHQ6nmOu6Pn0dmdNRv799SXgn+hs3prsfn0RGGOLs+XGaXx1wUDavVAP eDSqdlMXWkYD81d/+TM/8Y8K/2rd7gA8LP6mpkQJm47AL2cWufIDl0qZhCuQxZIoOJw4 eT3/zi3rzmfmmU4vaH3NOANKsG95nTX4Jp6l5zGovA+r8O60v05qw7ihJmM74osCNXwr JFMA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=ippMLsjy; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [208.118.235.17]) by mx.google.com with ESMTPS id g36si3173197qvg.156.2018.12.25.13.00.06 for (version=TLS1 cipher=AES128-SHA bits=128/128); Tue, 25 Dec 2018 13:00:06 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=ippMLsjy; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1]:43039 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gbto5-0007pu-Kt for patch@linaro.org; Tue, 25 Dec 2018 16:00:05 -0500 Received: from eggs.gnu.org ([208.118.235.92]:49850) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gbtlB-0004qN-Sv for qemu-devel@nongnu.org; Tue, 25 Dec 2018 15:57:06 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gbtlA-0007aE-Tm for qemu-devel@nongnu.org; Tue, 25 Dec 2018 15:57:05 -0500 Received: from mail-pl1-x643.google.com ([2607:f8b0:4864:20::643]:39961) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gbtlA-0007ZO-Nb for qemu-devel@nongnu.org; Tue, 25 Dec 2018 15:57:04 -0500 Received: by mail-pl1-x643.google.com with SMTP id u18so6802209plq.7 for ; Tue, 25 Dec 2018 12:57:04 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=AIQVNEPIscyDsgm/2BdqU+1LlOKWSNWo35RhA7Q9VVI=; b=ippMLsjyDKmEejBJfrz5kTHw/KYoFQ/fIEZ5lothXWdlBfO7SlwTSJ1OQV7MWnPbHZ P+V3I7GWGqDU7Sjg8UIkf6nrBfScfLsAHIRts9wMuR1iZx7G6C4absxPqihY02iPtymR MaKp4aiYrYT9+APZnlVYhEENcM3FQaiUqfZD8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=AIQVNEPIscyDsgm/2BdqU+1LlOKWSNWo35RhA7Q9VVI=; b=DpvugFGPEDCZn0c/rAYHeWjb+XPdln68t89GcOt7WpydHtDMh6Oqvk6dB2H78JowC2 91g8qK+ONeM7xQ90LdN5rnf1i7oYjQ41icRXrYhkKYUBgizimN2RIa1QB9ncJQdD3ndL 0Rd4f24Um7KeBgJZ4Ur+OidFhmkqXgpEL8ufbe2N/nialww7weYr1QRgDzbQW9v0oEYH u4j+o09RG0lnhbzHfAlVhBWKAcFcT7JJ400XS8Tttyv5W57ct5hvCLH8sdStfl/ieXdi YY/KzdMEnbuovs5lM6yiuFPl0m8OgWH7yVXwhzVN5nvVZWUcbfQPzKL3hWapuOdvRxCQ 7CVg== X-Gm-Message-State: AJcUukc6JXYM3iDNDx/+easJGArAuVe/nJxOXF20tXT+cCM0ktjXhcKX iOLjxJ+Brdr0uqjBo1sNl+z3VA6WuTw= X-Received: by 2002:a17:902:f44:: with SMTP id 62mr17685199ply.38.1545771423468; Tue, 25 Dec 2018 12:57:03 -0800 (PST) Received: from cloudburst.home (c211-28-135-144.sunsh3.vic.optusnet.com.au. [211.28.135.144]) by smtp.gmail.com with ESMTPSA id t21sm48501628pgg.24.2018.12.25.12.56.56 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 25 Dec 2018 12:57:02 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Wed, 26 Dec 2018 07:54:58 +1100 Message-Id: <20181225205529.10874-12-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.2 In-Reply-To: <20181225205529.10874-1-richard.henderson@linaro.org> References: <20181225205529.10874-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::643 Subject: [Qemu-devel] [PULL 11/42] tcg/riscv: Add the mov and movi instruction X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org, Michael Clark , Alistair Francis Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" From: Alistair Francis Signed-off-by: Alistair Francis Signed-off-by: Michael Clark Reviewed-by: Richard Henderson Message-Id: Signed-off-by: Richard Henderson --- tcg/riscv/tcg-target.inc.c | 86 ++++++++++++++++++++++++++++++++++++++ 1 file changed, 86 insertions(+) -- 2.17.2 diff --git a/tcg/riscv/tcg-target.inc.c b/tcg/riscv/tcg-target.inc.c index a26744052f..01b4443d6d 100644 --- a/tcg/riscv/tcg-target.inc.c +++ b/tcg/riscv/tcg-target.inc.c @@ -510,3 +510,89 @@ static bool patch_reloc(tcg_insn_unit *code_ptr, int type, tcg_abort(); } } + +/* + * TCG intrinsics + */ + +static void tcg_out_mov(TCGContext *s, TCGType type, TCGReg ret, TCGReg arg) +{ + if (ret == arg) { + return; + } + switch (type) { + case TCG_TYPE_I32: + case TCG_TYPE_I64: + tcg_out_opc_imm(s, OPC_ADDI, ret, arg, 0); + break; + default: + g_assert_not_reached(); + } +} + +static void tcg_out_movi(TCGContext *s, TCGType type, TCGReg rd, + tcg_target_long val) +{ + tcg_target_long lo, hi, tmp; + int shift, ret; + + if (TCG_TARGET_REG_BITS == 64 && type == TCG_TYPE_I32) { + val = (int32_t)val; + } + + lo = sextreg(val, 0, 12); + if (val == lo) { + tcg_out_opc_imm(s, OPC_ADDI, rd, TCG_REG_ZERO, lo); + return; + } + + hi = val - lo; + if (TCG_TARGET_REG_BITS == 32 || val == (int32_t)val) { + tcg_out_opc_upper(s, OPC_LUI, rd, hi); + if (lo != 0) { + tcg_out_opc_imm(s, OPC_ADDIW, rd, rd, lo); + } + return; + } + + /* We can only be here if TCG_TARGET_REG_BITS != 32 */ + tmp = tcg_pcrel_diff(s, (void *)val); + if (tmp == (int32_t)tmp) { + tcg_out_opc_upper(s, OPC_AUIPC, rd, 0); + tcg_out_opc_imm(s, OPC_ADDI, rd, rd, 0); + ret = reloc_call(s->code_ptr - 2, (tcg_insn_unit *)val); + tcg_debug_assert(ret == true); + return; + } + + /* Look for a single 20-bit section. */ + shift = ctz64(val); + tmp = val >> shift; + if (tmp == sextreg(tmp, 0, 20)) { + tcg_out_opc_upper(s, OPC_LUI, rd, tmp << 12); + if (shift > 12) { + tcg_out_opc_imm(s, OPC_SLLI, rd, rd, shift - 12); + } else { + tcg_out_opc_imm(s, OPC_SRAI, rd, rd, 12 - shift); + } + return; + } + + /* Look for a few high zero bits, with lots of bits set in the middle. */ + shift = clz64(val); + tmp = val << shift; + if (tmp == sextreg(tmp, 12, 20) << 12) { + tcg_out_opc_upper(s, OPC_LUI, rd, tmp); + tcg_out_opc_imm(s, OPC_SRLI, rd, rd, shift); + return; + } else if (tmp == sextreg(tmp, 0, 12)) { + tcg_out_opc_imm(s, OPC_ADDI, rd, TCG_REG_ZERO, tmp); + tcg_out_opc_imm(s, OPC_SRLI, rd, rd, shift); + return; + } + + /* Drop into the constant pool. */ + new_pool_label(s, val, R_RISCV_CALL, s->code_ptr, 0); + tcg_out_opc_upper(s, OPC_AUIPC, rd, 0); + tcg_out_opc_imm(s, OPC_LD, rd, rd, 0); +}