From patchwork Thu Oct 11 23:41:59 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 148698 Delivered-To: patch@linaro.org Received: by 2002:a2e:8595:0:0:0:0:0 with SMTP id b21-v6csp87516lji; Thu, 11 Oct 2018 16:50:31 -0700 (PDT) X-Google-Smtp-Source: ACcGV63+BJ0BQ9ZV1xlgR1VBx/qmnWqeM5k+C9CELriY/6+w60zbKwLd2cnMp9qvf72XAlDa6wZT X-Received: by 2002:ac8:699a:: with SMTP id o26-v6mr3605864qtq.244.1539301831675; Thu, 11 Oct 2018 16:50:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539301831; cv=none; d=google.com; s=arc-20160816; b=Vy4YXcHtZwtQ12aPJQo+T7B3tltV/eQ8Q1lR8GGat7X/2NhVDXkowTis7rOdCQFbGS 2qzg8zg4ZPPR2DMsCbwoouCjWYMQ/IyqdU9YP6JSk8K4qloHPEDg4YI+wvvGWU6Ulrnr //wlXlsF6Btj0XCrw/Wpwqs5Ls0a/lxG3Afv0mHit3H4HA8bgZEKPpJlwFynRQQKKF3u 8SXT1K8aJ+Q7eRWA5OwykRcQbH+KtrrBebPoam3PDuDnELRkZfL3fQnuYg38ibS49K8h JhOQfzapNmzOMBB8TYHHHOT+QpbQLqe7Xa2ZMSaiQ7c+O99Bxd8mfeEU00EIGW8Gqijz tglA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature; bh=b1EdQq+2c3tOlxyFZkdYZBw9+bmacMlVweBGK41Fvg4=; b=KSreQxN+hmPXpXYVOw981eS2Yn03W9KIl+XIx2Uz/6mDyW4ighoxkJ1nKIBVfAicyf xCCpauOBxqpq61PcfiCVTPgCU/FNIPFtxrA3SHTn+B/LbcwN2YGvrztlg4p+ycFAKbvd toy23yzJM2j+ct7Onmy3zG/ov/lLA/4jZBAEOr0TKaMr1fIX1Ds5uPBHFQ53lL8p11Qg niDi/IDGDMZg6yElTz41EZiH/9yVJQxv3enMCqijj1bK4lGOxIrI8SD/1LdRlMDPEjBr dkFZQ6qKrVJaauP5LO9cBdqcz9RLslUwA82N+E7UFyRjki3jKxcD1L/btshL9TQR9zTC onXw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=SlqLG8Bq; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id 20si707482qvf.82.2018.10.11.16.50.31 for (version=TLS1 cipher=AES128-SHA bits=128/128); Thu, 11 Oct 2018 16:50:31 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=SlqLG8Bq; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:37601 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gAkis-0007uA-RQ for patch@linaro.org; Thu, 11 Oct 2018 19:50:30 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:54302) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gAkat-0001pQ-4J for qemu-devel@nongnu.org; Thu, 11 Oct 2018 19:42:16 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gAkaq-0002KD-VO for qemu-devel@nongnu.org; Thu, 11 Oct 2018 19:42:15 -0400 Received: from mail-pl1-x631.google.com ([2607:f8b0:4864:20::631]:34587) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gAkaq-0002IZ-LA for qemu-devel@nongnu.org; Thu, 11 Oct 2018 19:42:12 -0400 Received: by mail-pl1-x631.google.com with SMTP id f18-v6so4985337plr.1 for ; Thu, 11 Oct 2018 16:42:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=b1EdQq+2c3tOlxyFZkdYZBw9+bmacMlVweBGK41Fvg4=; b=SlqLG8BqWUMnGDcq/+GoM5tHPJ/EwGqCy2Afpdc4V8y7qqMFafXDKzVOulA5daZxqR mxeRn1674lm/tbqJHwh1KI71PRWG5LWnJkMRanNC1Yo2bRQx+hrtp4CExDD12qu5aIu4 5WVPaLALL/Lj0Xv7Dv1P/1GL+DwxKOuHmMmw0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=b1EdQq+2c3tOlxyFZkdYZBw9+bmacMlVweBGK41Fvg4=; b=OKLvfUp9j0ViAoOoEycywwzPKckWaMZtpXkiLxnoCkP/HiDtIPmWcSbgEYiKcxnQBx zbGRmF7jXYCTvGnzmJ8HzQqYuPEBYMpKSq2VQpEP6Bppg2Ri5NJ1lKMIQptbQPXJSUPM +ucg7SP+5HNBojtukrvTmn5801y1KfibbUj49MDZp0a4/TTh1yCTynR/GyyyBmhRbDCR 3xP854FlX4MewFIlQ/khoyxU2OnTcNd4fgWhpmPplT1SNUfzhzuXiP2DcpnmGgl1oBwW R4BayGX7HaUrpe1hYTonb6YvLfp4MEseDBt3Ut13gcFWrLFkKoApKYKRHkdk0kkbF2MP Sfvg== X-Gm-Message-State: ABuFfohOU8XiHGnKnshTIGN6HA5LFo2tV+1b5tJFpCmWdmStx4FRNpee zv71UXfO9Pu5MJS3HJ+Jx0rGv3vgl3o= X-Received: by 2002:a17:902:b581:: with SMTP id a1-v6mr3503852pls.126.1539301331254; Thu, 11 Oct 2018 16:42:11 -0700 (PDT) Received: from cloudburst.twiddle.net (97-113-8-179.tukw.qwest.net. [97.113.8.179]) by smtp.gmail.com with ESMTPSA id o12-v6sm12258302pgv.7.2018.10.11.16.42.09 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Thu, 11 Oct 2018 16:42:10 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Thu, 11 Oct 2018 16:41:59 -0700 Message-Id: <20181011234159.11496-8-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181011234159.11496-1-richard.henderson@linaro.org> References: <20181011234159.11496-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::631 Subject: [Qemu-devel] [PATCH 7/7] target/ppc: Split out float_invalid_cvt X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: qemu-ppc@nongnu.org, david@gibson.dropbear.id.au Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Signed-off-by: Richard Henderson --- target/ppc/fpu_helper.c | 67 +++++++++++++++++------------------------ 1 file changed, 28 insertions(+), 39 deletions(-) -- 2.17.1 diff --git a/target/ppc/fpu_helper.c b/target/ppc/fpu_helper.c index 127c08bcec..2ed4f42275 100644 --- a/target/ppc/fpu_helper.c +++ b/target/ppc/fpu_helper.c @@ -750,30 +750,30 @@ float64 helper_fdiv(CPUPPCState *env, float64 arg1, float64 arg2) return ret; } +static void float_invalid_cvt(CPUPPCState *env, bool set_fprc, + uintptr_t retaddr, int class1) +{ + float_invalid_op_vxcvi(env, set_fprc, retaddr); + if (class1 & is_snan) { + float_invalid_op_vxsnan(env, retaddr); + } +} #define FPU_FCTI(op, cvt, nanval) \ -uint64_t helper_##op(CPUPPCState *env, uint64_t arg) \ +uint64_t helper_##op(CPUPPCState *env, float64 arg) \ { \ - CPU_DoubleU farg; \ + uint64_t ret = float64_to_##cvt(arg, &env->fp_status); \ + int status = get_float_exception_flags(&env->fp_status); \ \ - farg.ll = arg; \ - farg.ll = float64_to_##cvt(farg.d, &env->fp_status); \ - \ - if (unlikely(env->fp_status.float_exception_flags)) { \ - if (float64_is_any_nan(arg)) { \ - float_invalid_op_vxcvi(env, 1, GETPC()); \ - if (float64_is_signaling_nan(arg, &env->fp_status)) { \ - float_invalid_op_vxsnan(env, GETPC()); \ - } \ - farg.ll = nanval; \ - } else if (env->fp_status.float_exception_flags & \ - float_flag_invalid) { \ - float_invalid_op_vxcvi(env, 1, GETPC()); \ + if (unlikely(status)) { \ + if (status & float_flag_invalid) { \ + float_invalid_cvt(env, 1, GETPC(), float64_classify(arg)); \ + ret = nanval; \ } \ do_float_check_status(env, GETPC()); \ } \ - return farg.ll; \ - } + return ret; \ +} FPU_FCTI(fctiw, int32, 0x80000000U) FPU_FCTI(fctiwz, int32_round_to_zero, 0x80000000U) @@ -2965,6 +2965,7 @@ uint64_t helper_xscvspdpn(CPUPPCState *env, uint64_t xb) #define VSX_CVT_FP_TO_INT(op, nels, stp, ttp, sfld, tfld, rnan) \ void helper_##op(CPUPPCState *env, uint32_t opcode) \ { \ + int all_flags = env->fp_status.float_exception_flags, flags; \ ppc_vsr_t xt, xb; \ int i; \ \ @@ -2972,22 +2973,18 @@ void helper_##op(CPUPPCState *env, uint32_t opcode) \ getVSR(xT(opcode), &xt, env); \ \ for (i = 0; i < nels; i++) { \ - if (unlikely(stp##_is_any_nan(xb.sfld))) { \ - if (stp##_is_signaling_nan(xb.sfld, &env->fp_status)) { \ - float_invalid_op_vxsnan(env, GETPC()); \ - } \ - float_invalid_op_vxcvi(env, 0, GETPC()); \ + env->fp_status.float_exception_flags = 0; \ + xt.tfld = stp##_to_##ttp##_round_to_zero(xb.sfld, &env->fp_status); \ + flags = env->fp_status.float_exception_flags; \ + if (unlikely(flags & float_flag_invalid)) { \ + float_invalid_cvt(env, 0, GETPC(), stp##_classify(xb.sfld)); \ xt.tfld = rnan; \ - } else { \ - xt.tfld = stp##_to_##ttp##_round_to_zero(xb.sfld, \ - &env->fp_status); \ - if (env->fp_status.float_exception_flags & float_flag_invalid) { \ - float_invalid_op_vxcvi(env, 0, GETPC()); \ - } \ } \ + all_flags |= flags; \ } \ \ putVSR(xT(opcode), &xt, env); \ + env->fp_status.float_exception_flags = all_flags; \ do_float_check_status(env, GETPC()); \ } @@ -3025,18 +3022,10 @@ void helper_##op(CPUPPCState *env, uint32_t opcode) \ getVSR(rB(opcode) + 32, &xb, env); \ memset(&xt, 0, sizeof(xt)); \ \ - if (unlikely(stp##_is_any_nan(xb.sfld))) { \ - if (stp##_is_signaling_nan(xb.sfld, &env->fp_status)) { \ - float_invalid_op_vxsnan(env, GETPC()); \ - } \ - float_invalid_op_vxcvi(env, 0, GETPC()); \ + xt.tfld = stp##_to_##ttp##_round_to_zero(xb.sfld, &env->fp_status); \ + if (env->fp_status.float_exception_flags & float_flag_invalid) { \ + float_invalid_cvt(env, 0, GETPC(), stp##_classify(xb.sfld)); \ xt.tfld = rnan; \ - } else { \ - xt.tfld = stp##_to_##ttp##_round_to_zero(xb.sfld, \ - &env->fp_status); \ - if (env->fp_status.float_exception_flags & float_flag_invalid) { \ - float_invalid_op_vxcvi(env, 0, GETPC()); \ - } \ } \ \ putVSR(rD(opcode) + 32, &xt, env); \