From patchwork Mon Oct 8 21:21:57 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 148455 Delivered-To: patch@linaro.org Received: by 2002:a2e:8595:0:0:0:0:0 with SMTP id b21-v6csp4139535lji; Mon, 8 Oct 2018 14:35:14 -0700 (PDT) X-Google-Smtp-Source: ACcGV62q2601+/AJAFawqdTFRd555Efizn+Tl6F/FtB0upwyZPAVdF3Os0TkIai/Sf206C1JQbS7 X-Received: by 2002:ac8:35ef:: with SMTP id l44-v6mr21193731qtb.165.1539034514766; Mon, 08 Oct 2018 14:35:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539034514; cv=none; d=google.com; s=arc-20160816; b=joLq2UK6M7M/qqOYJ9cj1Rj1+b5DKehiLvUstG07DeA2PGQQI+Lu4rLCqU2YU3oSKh qFE6IIfZu4HszT+d/txU6hfVEAytOIqAbYQ6wQNlfAubYmJPqcMRlIex8+2b8Ls04xYz cf6mOON3ldKhqV/JN6D94oDm6LNm84Pjx0d71+O1VBGCCUQlPdkKwVZCU4+SBQlQEveB ykGCDUDxsJAWRgNcpSx7VdvqS7lEvPxkiqpimwWrK5lh4TFmf1Nyq0kMhzE/qPDEPubN toQ77938oWRKgrE2GEWbpKt3NYgvQ8/HxShlCPrPz+4kP0KJbMZ2x97sB5K4yAGrjtY0 KyqQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:to:from:dkim-signature; bh=x+cKiR7SNUisoWKxyjOohFIomvEUrlxfAQMNooNAkfA=; b=d6vIMGHzS9avr7aZM/NRApDhMrUvEeRSRWTGHa4ztTcRlEv0vGtVL41ZLQAHgqNk/b CJXrg5bhFba86iYFKdFX8kc0hTefvg59VPYkAaqz19K7g+Z7/D/4K2Yau+7hsrFeZx0a XiDPhrIEN4R4FCFRBd2NyajZA+Okp+EetXNCQiwsez6noSUR8kWMMDGpjMI+Y918J7Iq Zr6uUcmtsmj60Z2aTgGmdlnkU4wlsAqEhaX2JNLBY6tCyrl7q7lPBSboVuYTYnqC+Gkt 2t86I3msFAtDGpOCUeC8Ly14QqYz1WayuTp2VRsfRAICqvCkmYR10KLzdE3GlQoyJA/x DmsA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=RnHXhbwz; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id h17-v6si10714481qtr.381.2018.10.08.14.35.14 for (version=TLS1 cipher=AES128-SHA bits=128/128); Mon, 08 Oct 2018 14:35:14 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=RnHXhbwz; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:48405 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1g9dBK-0001kS-5e for patch@linaro.org; Mon, 08 Oct 2018 17:35:14 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:58225) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1g9d4U-000559-38 for qemu-devel@nongnu.org; Mon, 08 Oct 2018 17:28:11 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1g9cyj-00086Y-1Z for qemu-devel@nongnu.org; Mon, 08 Oct 2018 17:22:16 -0400 Received: from mail-pg1-x542.google.com ([2607:f8b0:4864:20::542]:37834) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1g9cyi-00085a-J5 for qemu-devel@nongnu.org; Mon, 08 Oct 2018 17:22:12 -0400 Received: by mail-pg1-x542.google.com with SMTP id c10-v6so8386823pgq.4 for ; Mon, 08 Oct 2018 14:22:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=x+cKiR7SNUisoWKxyjOohFIomvEUrlxfAQMNooNAkfA=; b=RnHXhbwzKcqM0OOk2bm40ZFwoXvZjj1+DTiaSZq83OetmnMy46221pt1EOU9OZX8vA 7KplQrFH0K3d3SVnPqPDCAX3gn2v376b+hSmIBcPwbMx7h5Teh5GE+psAzX278Bt0CpJ SjwgRHpaXqJbqL5q6QW85oAvfj+q/KunGPrlM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=x+cKiR7SNUisoWKxyjOohFIomvEUrlxfAQMNooNAkfA=; b=BZjtDwne5LtgZHA7mEq0uwZdjfJYppvHN7yx9l2P7oFo05WD78Y9ujcdP8RI/isxTz nMStJYUtvMYDuiLnu1pKbO9OgsKJYXUpuhTKmJJgRPTCB+ba1RQ2wjRCUnM3HNM/UmLo W/5dv57j5Q47o7kx9IdkcopP/dNfZgFZrpuQRgTSso62wcCl7Rix3nje4fKGNI9jARDe 26B/zpPRdZ1LnUATPO6eYQiMCACuTvNdtjSVA3GUM/tTggqbEYz3SQ0luTOchO5g6bJu boBvLHLCqYWHiooH7kfZftgcg3shonjtXRTGedDk0PgbzG4B6yq51GBBg5QK4nlqHT1K momw== X-Gm-Message-State: ABuFfog8pcGyy8Pl3ioncCOVvdSQQx2cqpXNR2v/bU0BT20v7BEShpUu 3K2JLHEdXw93UmIfYlfKYv0I57IJIbI= X-Received: by 2002:a63:bd01:: with SMTP id a1-v6mr6084278pgf.58.1539033731220; Mon, 08 Oct 2018 14:22:11 -0700 (PDT) Received: from cloudburst.twiddle.net (97-113-8-179.tukw.qwest.net. [97.113.8.179]) by smtp.gmail.com with ESMTPSA id r25-v6sm20392913pgm.59.2018.10.08.14.22.09 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Mon, 08 Oct 2018 14:22:10 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Mon, 8 Oct 2018 14:21:57 -0700 Message-Id: <20181008212205.17752-3-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181008212205.17752-1-richard.henderson@linaro.org> References: <20181008212205.17752-1-richard.henderson@linaro.org> MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::542 Subject: [Qemu-devel] [PATCH v3 02/10] target/arm: Define fields of ISAR registers X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Reviewed-by: Philippe Mathieu-Daudé Signed-off-by: Richard Henderson --- target/arm/cpu.h | 88 ++++++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 88 insertions(+) -- 2.17.1 diff --git a/target/arm/cpu.h b/target/arm/cpu.h index 54362ddce8..f00c0444c4 100644 --- a/target/arm/cpu.h +++ b/target/arm/cpu.h @@ -1443,6 +1443,94 @@ FIELD(V7M_CSSELR, LEVEL, 1, 3) */ FIELD(V7M_CSSELR, INDEX, 0, 4) +/* + * System register ID fields. + */ +FIELD(ID_ISAR0, SWAP, 0, 4) +FIELD(ID_ISAR0, BITCOUNT, 4, 4) +FIELD(ID_ISAR0, BITFIELD, 8, 4) +FIELD(ID_ISAR0, CMPBRANCH, 12, 4) +FIELD(ID_ISAR0, COPROC, 16, 4) +FIELD(ID_ISAR0, DEBUG, 20, 4) +FIELD(ID_ISAR0, DIVIDE, 24, 4) + +FIELD(ID_ISAR1, ENDIAN, 0, 4) +FIELD(ID_ISAR1, EXCEPT, 4, 4) +FIELD(ID_ISAR1, EXCEPT_AR, 8, 4) +FIELD(ID_ISAR1, EXTEND, 12, 4) +FIELD(ID_ISAR1, IFTHEN, 16, 4) +FIELD(ID_ISAR1, IMMEDIATE, 20, 4) +FIELD(ID_ISAR1, INTERWORK, 24, 4) +FIELD(ID_ISAR1, JAZELLE, 28, 4) + +FIELD(ID_ISAR2, LOADSTORE, 0, 4) +FIELD(ID_ISAR2, MEMHINT, 4, 4) +FIELD(ID_ISAR2, MULTIACCESSINT, 8, 4) +FIELD(ID_ISAR2, MULT, 12, 4) +FIELD(ID_ISAR2, MULTS, 16, 4) +FIELD(ID_ISAR2, MULTU, 20, 4) +FIELD(ID_ISAR2, PSR_AR, 24, 4) +FIELD(ID_ISAR2, REVERSAL, 28, 4) + +FIELD(ID_ISAR3, SATURATE, 0, 4) +FIELD(ID_ISAR3, SIMD, 4, 4) +FIELD(ID_ISAR3, SVC, 8, 4) +FIELD(ID_ISAR3, SYNCHPRIM, 12, 4) +FIELD(ID_ISAR3, TABBRANCH, 16, 4) +FIELD(ID_ISAR3, T32COPY, 20, 4) +FIELD(ID_ISAR3, TRUENOP, 24, 4) +FIELD(ID_ISAR3, T32EE, 28, 4) + +FIELD(ID_ISAR4, UNPRIV, 0, 4) +FIELD(ID_ISAR4, WITHSHIFTS, 4, 4) +FIELD(ID_ISAR4, WRITEBACK, 8, 4) +FIELD(ID_ISAR4, SMC, 12, 4) +FIELD(ID_ISAR4, BARRIER, 16, 4) +FIELD(ID_ISAR4, SYNCHPRIM_FRAC, 20, 4) +FIELD(ID_ISAR4, PSR_M, 24, 4) +FIELD(ID_ISAR4, SWP_FRAC, 28, 4) + +FIELD(ID_ISAR5, SEVL, 0, 4) +FIELD(ID_ISAR5, AES, 4, 4) +FIELD(ID_ISAR5, SHA1, 8, 4) +FIELD(ID_ISAR5, SHA2, 12, 4) +FIELD(ID_ISAR5, CRC32, 16, 4) +FIELD(ID_ISAR5, RDM, 24, 4) +FIELD(ID_ISAR5, VCMA, 28, 4) + +FIELD(ID_ISAR6, JSCVT, 0, 4) +FIELD(ID_ISAR6, DP, 4, 4) +FIELD(ID_ISAR6, FHM, 8, 4) +FIELD(ID_ISAR6, SB, 12, 4) +FIELD(ID_ISAR6, SPECRES, 16, 4) + +FIELD(ID_AA64ISAR0, AES, 4, 4) +FIELD(ID_AA64ISAR0, SHA1, 8, 4) +FIELD(ID_AA64ISAR0, SHA2, 12, 4) +FIELD(ID_AA64ISAR0, CRC32, 16, 4) +FIELD(ID_AA64ISAR0, ATOMIC, 20, 4) +FIELD(ID_AA64ISAR0, RDM, 28, 4) +FIELD(ID_AA64ISAR0, SHA3, 32, 4) +FIELD(ID_AA64ISAR0, SM3, 36, 4) +FIELD(ID_AA64ISAR0, SM4, 40, 4) +FIELD(ID_AA64ISAR0, DP, 44, 4) +FIELD(ID_AA64ISAR0, FHM, 48, 4) +FIELD(ID_AA64ISAR0, TS, 52, 4) +FIELD(ID_AA64ISAR0, TLB, 56, 4) +FIELD(ID_AA64ISAR0, RNDR, 60, 4) + +FIELD(ID_AA64ISAR1, DPB, 0, 4) +FIELD(ID_AA64ISAR1, APA, 4, 4) +FIELD(ID_AA64ISAR1, API, 8, 4) +FIELD(ID_AA64ISAR1, JSCVT, 12, 4) +FIELD(ID_AA64ISAR1, FCMA, 16, 4) +FIELD(ID_AA64ISAR1, LRCPC, 20, 4) +FIELD(ID_AA64ISAR1, GPA, 24, 4) +FIELD(ID_AA64ISAR1, GPI, 28, 4) +FIELD(ID_AA64ISAR1, FRINTTS, 32, 4) +FIELD(ID_AA64ISAR1, SB, 36, 4) +FIELD(ID_AA64ISAR1, SPECRES, 40, 4) + QEMU_BUILD_BUG_ON(ARRAY_SIZE(((ARMCPU *)0)->ccsidr) <= R_V7M_CSSELR_INDEX_MASK); /* If adding a feature bit which corresponds to a Linux ELF