From patchwork Thu Sep 27 21:13:14 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 147737 Delivered-To: patch@linaro.org Received: by 2002:a2e:8595:0:0:0:0:0 with SMTP id b21-v6csp2524992lji; Thu, 27 Sep 2018 14:37:38 -0700 (PDT) X-Google-Smtp-Source: ACcGV61FppoZnKh4HPR4xBl+RL4cJ0s8m+GYKdgcBAdiJrOkeBviWrLY96r84f4lvrWGIW4GkeSw X-Received: by 2002:a0c:d2d3:: with SMTP id x19-v6mr9923135qvh.104.1538084258560; Thu, 27 Sep 2018 14:37:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1538084258; cv=none; d=google.com; s=arc-20160816; b=hG1GK3YXa4lodLW7KN2wB8UAp4m5S7ZeMvuiz97CZmwm+bNh+2IvDK284fD2vDf007 OQBacozIa1McuMN6miHAonqK3m1QBGvhkwC9G4+xcXSGW5V/f74/WLXNpM51gFzWt3/c GmPbn1xICPzA4mNmPJKuy7pxLk+UbeR56FT/S+DwKFotCtlN4FAvSBcdUIl8Aqd4Y+OM RpbA5M2R7QHBj8QtEH2VPO8VmsuO4njLuCz4f9m9Nj0ttyNZVoU5p8G7pkQUiw4FeSCL s/TXCuwMxmpnY04JWJR8hPdi1umxVPqoRqBM1y0xSdhH57KnR3VfgzL0ng992902Smq1 Q1IA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature; bh=LP/+3WaKDve0fwiHpOFR2zYbrl7dNIkNEgKhsrE+Ecc=; b=yLC3DmfVSZud+0eN4Z4OGf7Dv9nE7TvmhaL+jVfAbYLwt1S8y+90xo1wOma0GwyLaH U/YYOufpyzcvKPV4mcF3XY3faAEfnfmCMnn25SUN5T21yVoI9ko7Wc7ZBzgC8s1bZi+U 3BUuJ5offD5aXP+d6qD6PNkSJsW9TYlDsrTEd1s5DD6qhXNs9bqhotmDdakqVQa7+a9X I71PLkj/WMd/Y27U08n5fG7rRWz+cNEB6uWjjIhRzSokqQHZiL/xmNE3E5WFHIVp+NwM STWX0QK3HUBtjvOphOsG3Duvw0vxqx/L6ri6wz7j8+C7cw8MDAqOYbhHkl9NgQOGg7qO tEpQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=aRQCZ7Qr; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id u36-v6si1794836qtd.231.2018.09.27.14.37.38 for (version=TLS1 cipher=AES128-SHA bits=128/128); Thu, 27 Sep 2018 14:37:38 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=aRQCZ7Qr; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:39581 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1g5dyc-0001fW-2L for patch@linaro.org; Thu, 27 Sep 2018 17:37:38 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:54087) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1g5dpF-0003vl-6c for qemu-devel@nongnu.org; Thu, 27 Sep 2018 17:27:59 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1g5dbE-0000Pg-OS for qemu-devel@nongnu.org; Thu, 27 Sep 2018 17:13:31 -0400 Received: from mail-pf1-x42c.google.com ([2607:f8b0:4864:20::42c]:45269) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1g5dbE-0000N7-DV for qemu-devel@nongnu.org; Thu, 27 Sep 2018 17:13:28 -0400 Received: by mail-pf1-x42c.google.com with SMTP id a23-v6so2730655pfi.12 for ; Thu, 27 Sep 2018 14:13:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=LP/+3WaKDve0fwiHpOFR2zYbrl7dNIkNEgKhsrE+Ecc=; b=aRQCZ7QrF44YYcYW9tMbkBU3s8wG/sUMk12XjWZOlMDdfijCr5a2SCTMVO/wkmUY6r +S5C3G5B0YXRhhz8YCmt+XASGFDS2y4t1q7JmRGa7SSCeeN2GtIU6Rp5ZyoG3BeLvfcF W/Vrwz76PoM9RQa0IxqZLcC7JI/Z6ThSBvVlg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=LP/+3WaKDve0fwiHpOFR2zYbrl7dNIkNEgKhsrE+Ecc=; b=qzgtqSQkrkIfxTylcGSEAnDJbE/PLOjST2cHncLPdTU3H1ak+Os+fptyDQfFWD03Uh ybsnVmReEe8sXZp6RfyimVS/TTKyS/h2UdrjHLCsAk6awU4yFDUpaO46lWwItNdSNNoD r6+539UYtK8+jK/NPqYIQVKBhG7C1zniVrfyoyzXnVvcqBdrEQd80XQ6mjbUZoOaWro2 JI5+M57gntq3m/dEvVLyXqlreZJWWh3SHE8TeWJbA4hPsnb1kSat8740H3vy5VJyuMmv fFrkqCT96BYMWQcxG6yWJ5KVIFqetEF9W7bzzH7l3enfGFdzHipXqKE6TmRs3uWPvSFs IKaA== X-Gm-Message-State: ABuFfogflMdhjwSyPiAGs0SnwlesV8UtfFHi4dZxcqUYEJ9Z3v1ibVMj QwCAgAQiR8F6xNiYeXs9TrZrrQ8XTN4= X-Received: by 2002:a17:902:6b47:: with SMTP id g7-v6mr13144432plt.128.1538082806916; Thu, 27 Sep 2018 14:13:26 -0700 (PDT) Received: from cloudburst.twiddle.net (97-113-8-179.tukw.qwest.net. [97.113.8.179]) by smtp.gmail.com with ESMTPSA id l26-v6sm5395884pfg.161.2018.09.27.14.13.25 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Thu, 27 Sep 2018 14:13:26 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Thu, 27 Sep 2018 14:13:14 -0700 Message-Id: <20180927211322.16118-2-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180927211322.16118-1-richard.henderson@linaro.org> References: <20180927211322.16118-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::42c Subject: [Qemu-devel] [PATCH v2 1/9] target/arm: Define fields of ISAR registers X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Signed-off-by: Richard Henderson --- target/arm/cpu.h | 80 ++++++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 80 insertions(+) -- 2.17.1 Reviewed-by: Philippe Mathieu-Daudé diff --git a/target/arm/cpu.h b/target/arm/cpu.h index 65c0fa0a65..e1b9270b8c 100644 --- a/target/arm/cpu.h +++ b/target/arm/cpu.h @@ -1428,6 +1428,86 @@ FIELD(V7M_CSSELR, LEVEL, 1, 3) */ FIELD(V7M_CSSELR, INDEX, 0, 4) +/* + * System register ID fields. + */ +FIELD(ID_ISAR0, SWAP, 0, 4) +FIELD(ID_ISAR0, BITCOUNT, 4, 4) +FIELD(ID_ISAR0, BITFIELD, 8, 4) +FIELD(ID_ISAR0, CMPBRANCH, 12, 4) +FIELD(ID_ISAR0, COPROC, 16, 4) +FIELD(ID_ISAR0, DEBUG, 20, 4) +FIELD(ID_ISAR0, DIVIDE, 24, 4) + +FIELD(ID_ISAR1, ENDIAN, 0, 4) +FIELD(ID_ISAR1, EXCEPT, 4, 4) +FIELD(ID_ISAR1, EXCEPT_AR, 8, 4) +FIELD(ID_ISAR1, EXTEND, 12, 4) +FIELD(ID_ISAR1, IFTHEN, 16, 4) +FIELD(ID_ISAR1, IMMEDIATE, 20, 4) +FIELD(ID_ISAR1, INTERWORK, 24, 4) +FIELD(ID_ISAR1, JAZELLE, 28, 4) + +FIELD(ID_ISAR2, LOADSTORE, 0, 4) +FIELD(ID_ISAR2, MEMHINT, 4, 4) +FIELD(ID_ISAR2, MULTIACCESSINT, 8, 4) +FIELD(ID_ISAR2, MULT, 12, 4) +FIELD(ID_ISAR2, MULTS, 16, 4) +FIELD(ID_ISAR2, MULTU, 20, 4) +FIELD(ID_ISAR2, PSR_AR, 24, 4) +FIELD(ID_ISAR2, REVERSAL, 28, 4) + +FIELD(ID_ISAR3, SATURATE, 0, 4) +FIELD(ID_ISAR3, SIMD, 4, 4) +FIELD(ID_ISAR3, SVC, 8, 4) +FIELD(ID_ISAR3, SYNCHPRIM, 12, 4) +FIELD(ID_ISAR3, TABBRANCH, 16, 4) +FIELD(ID_ISAR3, T32COPY, 20, 4) +FIELD(ID_ISAR3, TRUENOP, 24, 4) +FIELD(ID_ISAR3, T32EE, 28, 4) + +FIELD(ID_ISAR4, UNPRIV, 0, 4) +FIELD(ID_ISAR4, WITHSHIFTS, 4, 4) +FIELD(ID_ISAR4, WRITEBACK, 8, 4) +FIELD(ID_ISAR4, SMC, 12, 4) +FIELD(ID_ISAR4, BARRIER, 16, 4) +FIELD(ID_ISAR4, SYNCHPRIM_FRAC, 20, 4) +FIELD(ID_ISAR4, PSR_M, 24, 4) +FIELD(ID_ISAR4, SWP_FRAC, 28, 4) + +FIELD(ID_ISAR5, SEVL, 0, 4) +FIELD(ID_ISAR5, AES, 4, 4) +FIELD(ID_ISAR5, SHA1, 8, 4) +FIELD(ID_ISAR5, SHA2, 12, 4) +FIELD(ID_ISAR5, CRC32, 16, 4) +FIELD(ID_ISAR5, RDM, 24, 4) +FIELD(ID_ISAR5, VCMA, 28, 4) + +FIELD(ID_ISAR6, JSCVT, 0, 4) +FIELD(ID_ISAR6, DP, 4, 4) +FIELD(ID_ISAR6, FHM, 8, 4) + +FIELD(ID_AA64ISAR0, AES, 4, 4) +FIELD(ID_AA64ISAR0, SHA1, 8, 4) +FIELD(ID_AA64ISAR0, SHA2, 12, 4) +FIELD(ID_AA64ISAR0, CRC32, 16, 4) +FIELD(ID_AA64ISAR0, ATOMIC, 20, 4) +FIELD(ID_AA64ISAR0, RDM, 28, 4) +FIELD(ID_AA64ISAR0, SHA3, 32, 4) +FIELD(ID_AA64ISAR0, SM3, 36, 4) +FIELD(ID_AA64ISAR0, SM4, 40, 4) +FIELD(ID_AA64ISAR0, DP, 44, 4) +FIELD(ID_AA64ISAR0, FHM, 48, 4) + +FIELD(ID_AA64ISAR1, DPB, 0, 4) +FIELD(ID_AA64ISAR1, APA, 4, 4) +FIELD(ID_AA64ISAR1, API, 8, 4) +FIELD(ID_AA64ISAR1, JSCVT, 12, 4) +FIELD(ID_AA64ISAR1, FCMA, 16, 4) +FIELD(ID_AA64ISAR1, LRCPC, 20, 4) +FIELD(ID_AA64ISAR1, GPA, 24, 4) +FIELD(ID_AA64ISAR1, GPI, 28, 4) + QEMU_BUILD_BUG_ON(ARRAY_SIZE(((ARMCPU *)0)->ccsidr) <= R_V7M_CSSELR_INDEX_MASK); /* If adding a feature bit which corresponds to a Linux ELF