From patchwork Fri Aug 31 22:09:20 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Joel Stanley X-Patchwork-Id: 145707 Delivered-To: patch@linaro.org Received: by 2002:a2e:1648:0:0:0:0:0 with SMTP id 8-v6csp1277604ljw; Fri, 31 Aug 2018 15:12:29 -0700 (PDT) X-Google-Smtp-Source: ANB0VdbRDhhm91bI7UyinDfJWLm29XCqzYsD74xRF37bkfJTjhpt2+NfTARZ3vzjkGMuWdJXjJXO X-Received: by 2002:ac8:2dab:: with SMTP id p40-v6mr14189034qta.238.1535753549798; Fri, 31 Aug 2018 15:12:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1535753549; cv=none; d=google.com; s=arc-20160816; b=Wq2DleGBZn8Wwyo17HUWKpYYrA++EulsBuaPRL8i+qu85LQXxh03DoAreE6vu0TVlk U9EWUzNyQqMgAZ4lUm290m42znLjIdG/lkxrkG17bWbBAfPCU242Yy4tuPXFFiQEh+oW UdN27zAoPDao9nrvWcMw6APwfqOAIY5PWszin5bvS8VJdbA9FsQL+aCy+P4CVYZ5a1kX Q1dtMeTAlXliiOb2mByG62Dkog8u59xIX6GcMqkG5bMh4btMkk6DFyGcwrSFjeni2+G8 1UDHs8tQ3e4AsCY7hoZtKInPUdpmZMoGgBWqEiYxegGBeqnKRAHQQiyX24pScy6X/18C mx2g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature:arc-authentication-results; bh=HECvTG3GejFa6sz+CKKWy/jQ+RL2N8C5303UsdeGdog=; b=nEMU4UVB7dnOSJDefI2oWNn94yIk/HG9ZwVGNm4AccwgoNcm0zfTjQf3XMtGNArowK zpAyiSaRV2l2ulXDbq7Yt+SHpjOkV8Is7sgx0FoZZci3lCLPgvWab7jDzaFI7iPKTcUJ eBLCDOfSK73+Z4j4go3IPXEYAJzV9JL6tdI66xMKWNYKkxBso4ST/oPE9e03RmdnNYTZ UNt4sC0/nWG5JSAv8MKF1T+CQj8CYRPzgPZHrtC/1Zr+V6nRXrYNqI9iOPG3nBnuMa7c 1eInGks8pGjoi4WvWH6jbxMeOU2BZpvmyNvrAL5ngQ6mh+ozekJWK6kDECOZC8HVracH cpvg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=sA68YOl8; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org" Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id m22-v6si377416qtg.95.2018.08.31.15.12.29 for (version=TLS1 cipher=AES128-SHA bits=128/128); Fri, 31 Aug 2018 15:12:29 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=sA68YOl8; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org" Received: from localhost ([::1]:58648 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fvreX-0006X9-3r for patch@linaro.org; Fri, 31 Aug 2018 18:12:29 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:52146) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fvrbr-0004ex-PP for qemu-devel@nongnu.org; Fri, 31 Aug 2018 18:09:46 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1fvrbp-0004sm-7m for qemu-devel@nongnu.org; Fri, 31 Aug 2018 18:09:43 -0400 Received: from mail-pg1-x541.google.com ([2607:f8b0:4864:20::541]:44590) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1fvrbm-0004mb-QK; Fri, 31 Aug 2018 18:09:39 -0400 Received: by mail-pg1-x541.google.com with SMTP id r1-v6so6013674pgp.11; Fri, 31 Aug 2018 15:09:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:from:to:cc:subject:date:message-id:in-reply-to:references; bh=HECvTG3GejFa6sz+CKKWy/jQ+RL2N8C5303UsdeGdog=; b=sA68YOl8VGfUR9TaJJ97poZ/p6f4/6xoFgdPPa+z1btWMz6PoJgbY3nubQkzUmqv5Z YI89b7PDtwTNk1mhXFpi/azMGIJ5A7+78KPXCSqxUuiUpzkELDxoft4+V8xUtiovhcjK GyDG5VBdVetQSbsFbwZJghcXm7MZ0eqgC57qY3nMwVSsJ7dnN/cQUrCforvluGIA5XNc JAFaWHQ2uyFefcsjRRog4aYV8I9WFPiG5qIpSdjpKhqyKu44qKSZCJUPdmY9lL1uH8C5 sA6PkKVPSTxHtVxWICy7mcM9bovhWJAFXaOo9ywnZUc/xxiNWsO3a8pL7bxU5A4XXOwx lf9Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references; bh=HECvTG3GejFa6sz+CKKWy/jQ+RL2N8C5303UsdeGdog=; b=bfedXGFS/vwDEMiUpxTWqMkXOZqL41xlmjo6uJDRSET48BqBkPEFdYce72TdYck1l8 1fC9h9DwvXtJ/B8v9M7LV82ff6ZM2Uo+RVoJwIB1qRxs1htFeczNSpqJFPdZqFGARvXT 8QfHVddMcpdlBPQQKOYtFV59Vp7cydO7KkxdnExKqa/m432sQEbvPzBKZqnk/iX9EwAS El5hJsVv0XdDGwTtlBlG3Ko9VC7NjQtmj6rCXCkGESrkfUTY4cfm6BATkQejzXkfnRpU OZMDPLti3+DMW+MQwkUEz4p7ENOGPuPJNr/gOUOoxEOTsHdnSoK0pLKvij9z3s20BoYr b5sw== X-Gm-Message-State: APzg51BIi0lubTlN7PXS/bh8JuIG3uSuKFTaW0EVHkjsrAXM+xvQPEX7 Syd4HXFIIR0oz0c0kqUga7c= X-Received: by 2002:a63:2354:: with SMTP id u20-v6mr1602019pgm.122.1535753374402; Fri, 31 Aug 2018 15:09:34 -0700 (PDT) Received: from aurora.jms.id.au ([72.28.92.217]) by smtp.gmail.com with ESMTPSA id d12-v6sm16634207pfk.69.2018.08.31.15.09.32 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 31 Aug 2018 15:09:33 -0700 (PDT) Received: by aurora.jms.id.au (sSMTP sendmail emulation); Fri, 31 Aug 2018 15:09:32 -0700 From: Joel Stanley To: Peter Maydell Date: Fri, 31 Aug 2018 15:09:20 -0700 Message-Id: <20180831220920.27113-4-joel@jms.id.au> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180831220920.27113-1-joel@jms.id.au> References: <20180831220920.27113-1-joel@jms.id.au> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::541 Subject: [Qemu-devel] [PATCH v6 3/3] arm: Add BBC micro:bit machine X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Stefan Hajnoczi , =?utf-8?q?Steffen_G=C3=B6rtz?= , qemu-devel@nongnu.org, qemu-arm@nongnu.org, Jim Mussared , Julia Suvorova Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" This adds the base for a machine model of the BBC micro:bit: https://en.wikipedia.org/wiki/Micro_Bit This is a system with a nRF51 SoC containing the main processor, with various peripherals on board. Reviewed-by: Stefan Hajnoczi Signed-off-by: Joel Stanley --- v2: - Instead of setting kernel filename property, load the image directly - Add link to hardware overview website v3: - Rebase microbit on m0 changes - Remove hard-coded flash size and retrieve from the soc - Add Stefan's reviewed-by v5: - move back to armv7m calls, as v4 of Stefan's patch removed the m_profile changes v6: - MICROBITMachineState -> MicrobitMachineState - Rework machine type init with PMM's suggestions --- hw/arm/Makefile.objs | 2 +- hw/arm/microbit.c | 67 ++++++++++++++++++++++++++++++++++++++++++++ 2 files changed, 68 insertions(+), 1 deletion(-) create mode 100644 hw/arm/microbit.c -- 2.17.1 diff --git a/hw/arm/Makefile.objs b/hw/arm/Makefile.objs index ae4e20373b9e..5f88062c666d 100644 --- a/hw/arm/Makefile.objs +++ b/hw/arm/Makefile.objs @@ -37,4 +37,4 @@ obj-$(CONFIG_IOTKIT) += iotkit.o obj-$(CONFIG_FSL_IMX7) += fsl-imx7.o mcimx7d-sabre.o obj-$(CONFIG_ARM_SMMUV3) += smmu-common.o smmuv3.o obj-$(CONFIG_FSL_IMX6UL) += fsl-imx6ul.o mcimx6ul-evk.o -obj-$(CONFIG_NRF51_SOC) += nrf51_soc.o +obj-$(CONFIG_NRF51_SOC) += nrf51_soc.o microbit.o diff --git a/hw/arm/microbit.c b/hw/arm/microbit.c new file mode 100644 index 000000000000..e7d74116a504 --- /dev/null +++ b/hw/arm/microbit.c @@ -0,0 +1,67 @@ +/* + * BBC micro:bit machine + * http://tech.microbit.org/hardware/ + * + * Copyright 2018 Joel Stanley + * + * This code is licensed under the GPL version 2 or later. See + * the COPYING file in the top-level directory. + */ + +#include "qemu/osdep.h" +#include "qapi/error.h" +#include "hw/boards.h" +#include "hw/arm/arm.h" +#include "exec/address-spaces.h" + +#include "hw/arm/nrf51_soc.h" + +typedef struct { + MachineState parent; + + NRF51State nrf51; +} MicrobitMachineState; + +#define TYPE_MICROBIT_MACHINE MACHINE_TYPE_NAME("microbit") + +#define MICROBIT_MACHINE(obj) \ + OBJECT_CHECK(MicrobitMachineState, obj, TYPE_MICROBIT_MACHINE) + +static void microbit_init(MachineState *machine) +{ + MicrobitMachineState *s = MICROBIT_MACHINE(machine); + MemoryRegion *system_memory = get_system_memory(); + Object *soc = OBJECT(&s->nrf51); + + sysbus_init_child_obj(OBJECT(machine), "nrf51", soc, sizeof(s->nrf51), + TYPE_NRF51_SOC); + object_property_set_link(soc, OBJECT(system_memory), "memory", + &error_fatal); + object_property_set_bool(soc, true, "realized", &error_fatal); + + armv7m_load_kernel(ARM_CPU(first_cpu), machine->kernel_filename, + NRF51_SOC(soc)->flash_size); +} + +static void microbit_machine_class_init(ObjectClass *oc, void *data) +{ + MachineClass *mc = MACHINE_CLASS(oc); + + mc->desc = "BBC micro:bit"; + mc->init = microbit_init; + mc->max_cpus = 1; +} + +static const TypeInfo microbit_info = { + .name = TYPE_MICROBIT_MACHINE, + .parent = TYPE_MACHINE, + .instance_size = sizeof(MicrobitMachineState), + .class_init = microbit_machine_class_init, +}; + +static void microbit_machine_init(void) +{ + type_register_static(µbit_info); +} + +type_init(microbit_machine_init);