From patchwork Thu Jun 21 01:53:34 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 139415 Delivered-To: patch@linaro.org Received: by 2002:a2e:970d:0:0:0:0:0 with SMTP id r13-v6csp1477604lji; Wed, 20 Jun 2018 19:06:53 -0700 (PDT) X-Google-Smtp-Source: ADUXVKKO+CVpi6w65TkAzOEXIX6HgYc3w2TNDQGMMYY9Mw+Tv0XZE4nWlARZZNTqIltvojKdxvJV X-Received: by 2002:a37:d1d0:: with SMTP id o77-v6mr19291978qkl.185.1529546813796; Wed, 20 Jun 2018 19:06:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529546813; cv=none; d=google.com; s=arc-20160816; b=PiyL2SU68FY4GfT01XPYi1eEZuQFfpgCFsLqy67AESiOOKLiqXPlu9lzZQzomQfi+9 tT4lV1CwRrjRBDaZdUE7K69XlwjfpVG2G7iZnqUYCqinlvq43mvpyPSnNk+VBNBe+NpH a7Za8P6i13JCLx9RV+/KJdXWJPbI61ZZ5/q4atbxa7LJEDnWl5bbJgMiFTGZspB+KPjS DvhmCySRODd0g0TM2tDESArJqiFJcPbl8N0ms0H1HQe3WpHZYGYwVkVSlT83V7Y4L/xq p6HUS6gXusso2zNsto98UEgIILS+Tqy7IwUpEqZJeaf5wkIL4JLBfyA+4ZwKdO0ULAKy VYiQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature:arc-authentication-results; bh=SEyYQK35r/FvibNeEMXdwWPmyznCQnXYKZpyUq8JXnM=; b=kzmaco/zr80e1ey4iVKyxepsVyI7OLbr4kkwgERsNIc2l2ZUDDp13nwMcfijJgndUG 9w/28+XIWX3vYZ1KXSIWpZa0L/I1mmUc2RfjtP8kVIiMMla8fUYkwqoq+2Ae7YxKRwod cdczSDgyXEm/MXzKUyl4Sgs0zI7TkxF4HCaimxYlO+8w6O0hV/guDz09+62Pg7Qm6w20 AflbFg7knVMq+MHJKTo+DNIENWBP4W3gcB1/43fsbLwBAlLzKSehQp/N9UJIIQLW+zsm MBucnfnwiqU1c6ScGJmL8QIkp0JzBIuty5M4fWLtF1xXnTUSLoVUNNaZT9kUTHaHW0fD i+EA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=IVeJyioO; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id 36-v6si3724432qvp.133.2018.06.20.19.06.53 for (version=TLS1 cipher=AES128-SHA bits=128/128); Wed, 20 Jun 2018 19:06:53 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=IVeJyioO; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:52542 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fVozt-0005OV-7l for patch@linaro.org; Wed, 20 Jun 2018 22:06:53 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:39217) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fVonq-0004BX-Gk for qemu-devel@nongnu.org; Wed, 20 Jun 2018 21:54:32 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1fVonp-00034m-Eb for qemu-devel@nongnu.org; Wed, 20 Jun 2018 21:54:26 -0400 Received: from mail-pl0-x241.google.com ([2607:f8b0:400e:c01::241]:33126) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1fVonp-00034H-7P for qemu-devel@nongnu.org; Wed, 20 Jun 2018 21:54:25 -0400 Received: by mail-pl0-x241.google.com with SMTP id 6-v6so763889plb.0 for ; Wed, 20 Jun 2018 18:54:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=SEyYQK35r/FvibNeEMXdwWPmyznCQnXYKZpyUq8JXnM=; b=IVeJyioO3nu3qs8l61Dr5svG97k3vhpH810KPNoFvYZRIsl+LB62dfo3DXOg8mSLDm LesSgf+TVqzTiNta6a2HhoknS6f8CsAaEjPcp55eJzCvUNohZOEphYzdJR1fwgxfIX/r 4YSUuxKQ7P5vKc6yU2WBACCIsZwsywxCIAAas= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=SEyYQK35r/FvibNeEMXdwWPmyznCQnXYKZpyUq8JXnM=; b=b5VIlntjQxh+RAZc/Bazj43cMtkIITR5oUwHZUrClm14F/gTMEAZCZCXpaZiRqS7Op +iB0U9YADLWh0pxgEqAGep8/1vjUJFlR/eikGQ2h3M5nLpAgAhjqPI1gylmQ2c/aT/A9 9FOjiQIsM8eV+NKcx3WX8LaR7ASE6iPC2yTSXURrispqLJVmrVGthE2tWedHcljd/tI+ FbZzvkPcUondO8DXS4+a7h6PK2gXgOvn/usPCfvI0PeJN4LFhog6AIq4LKOuMul2W9K+ EQTmqy+KT27cXDKutRw1btbcndnAoQb8XrJ4OMrg4Sju6sixuVMEH3bffjBcBSdGcORy E+UA== X-Gm-Message-State: APt69E2BCsLI9fX1Pbl/OaHMnUBteIDt+qT49qnlXDBxAo4QPvLAo1Jn lUgTFxHkIcZmSNnfV8KcKssmjyawduM= X-Received: by 2002:a17:902:b18b:: with SMTP id s11-v6mr26451373plr.190.1529546063925; Wed, 20 Jun 2018 18:54:23 -0700 (PDT) Received: from cloudburst.twiddle.net (mta-98-147-121-51.hawaii.rr.com. [98.147.121.51]) by smtp.gmail.com with ESMTPSA id a27-v6sm6187946pfc.18.2018.06.20.18.54.22 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 20 Jun 2018 18:54:23 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Wed, 20 Jun 2018 15:53:34 -1000 Message-Id: <20180621015359.12018-11-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180621015359.12018-1-richard.henderson@linaro.org> References: <20180621015359.12018-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c01::241 Subject: [Qemu-devel] [PATCH v5 10/35] target/arm: Implement SVE store vector/predicate register X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Signed-off-by: Richard Henderson --- target/arm/translate-sve.c | 103 +++++++++++++++++++++++++++++++++++++ target/arm/sve.decode | 6 +++ 2 files changed, 109 insertions(+) -- 2.17.1 Reviewed-by: Peter Maydell diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c index 954d6653d3..50f1ff75ef 100644 --- a/target/arm/translate-sve.c +++ b/target/arm/translate-sve.c @@ -3762,6 +3762,89 @@ static void do_ldr(DisasContext *s, uint32_t vofs, uint32_t len, tcg_temp_free_i64(t0); } +/* Similarly for stores. */ +static void do_str(DisasContext *s, uint32_t vofs, uint32_t len, + int rn, int imm) +{ + uint32_t len_align = QEMU_ALIGN_DOWN(len, 8); + uint32_t len_remain = len % 8; + uint32_t nparts = len / 8 + ctpop8(len_remain); + int midx = get_mem_index(s); + TCGv_i64 addr, t0; + + addr = tcg_temp_new_i64(); + t0 = tcg_temp_new_i64(); + + /* Note that unpredicated load/store of vector/predicate registers + * are defined as a stream of bytes, which equates to little-endian + * operations on larger quantities. There is no nice way to force + * a little-endian store for aarch64_be-linux-user out of line. + * + * Attempt to keep code expansion to a minimum by limiting the + * amount of unrolling done. + */ + if (nparts <= 4) { + int i; + + for (i = 0; i < len_align; i += 8) { + tcg_gen_ld_i64(t0, cpu_env, vofs + i); + tcg_gen_addi_i64(addr, cpu_reg_sp(s, rn), imm + i); + tcg_gen_qemu_st_i64(t0, addr, midx, MO_LEQ); + } + } else { + TCGLabel *loop = gen_new_label(); + TCGv_ptr t2, i = tcg_const_local_ptr(0); + + gen_set_label(loop); + + t2 = tcg_temp_new_ptr(); + tcg_gen_add_ptr(t2, cpu_env, i); + tcg_gen_ld_i64(t0, t2, vofs); + + /* Minimize the number of local temps that must be re-read from + * the stack each iteration. Instead, re-compute values other + * than the loop counter. + */ + tcg_gen_addi_ptr(t2, i, imm); + tcg_gen_extu_ptr_i64(addr, t2); + tcg_gen_add_i64(addr, addr, cpu_reg_sp(s, rn)); + tcg_temp_free_ptr(t2); + + tcg_gen_qemu_st_i64(t0, addr, midx, MO_LEQ); + + tcg_gen_addi_ptr(i, i, 8); + + tcg_gen_brcondi_ptr(TCG_COND_LTU, i, len_align, loop); + tcg_temp_free_ptr(i); + } + + /* Predicate register stores can be any multiple of 2. */ + if (len_remain) { + tcg_gen_ld_i64(t0, cpu_env, vofs + len_align); + tcg_gen_addi_i64(addr, cpu_reg_sp(s, rn), imm + len_align); + + switch (len_remain) { + case 2: + case 4: + case 8: + tcg_gen_qemu_st_i64(t0, addr, midx, MO_LE | ctz32(len_remain)); + break; + + case 6: + tcg_gen_qemu_st_i64(t0, addr, midx, MO_LEUL); + tcg_gen_addi_i64(addr, addr, 4); + tcg_gen_shri_i64(addr, addr, 32); + tcg_gen_qemu_st_i64(t0, addr, midx, MO_LEUW); + break; + + default: + g_assert_not_reached(); + } + } + tcg_temp_free_i64(addr); + tcg_temp_free_i64(t0); +} + static bool trans_LDR_zri(DisasContext *s, arg_rri *a, uint32_t insn) { if (sve_access_check(s)) { @@ -3782,6 +3865,26 @@ static bool trans_LDR_pri(DisasContext *s, arg_rri *a, uint32_t insn) return true; } +static bool trans_STR_zri(DisasContext *s, arg_rri *a, uint32_t insn) +{ + if (sve_access_check(s)) { + int size = vec_full_reg_size(s); + int off = vec_full_reg_offset(s, a->rd); + do_str(s, off, size, a->rn, a->imm * size); + } + return true; +} + +static bool trans_STR_pri(DisasContext *s, arg_rri *a, uint32_t insn) +{ + if (sve_access_check(s)) { + int size = pred_full_reg_size(s); + int off = pred_full_reg_offset(s, a->rd); + do_str(s, off, size, a->rn, a->imm * size); + } + return true; +} + /* *** SVE Memory - Contiguous Load Group */ diff --git a/target/arm/sve.decode b/target/arm/sve.decode index 56039e2193..c088e51493 100644 --- a/target/arm/sve.decode +++ b/target/arm/sve.decode @@ -792,6 +792,12 @@ LD1RQ_zpri 1010010 .. 00 0.... 001 ... ..... ..... \ ### SVE Memory Store Group +# SVE store predicate register +STR_pri 1110010 11 0. ..... 000 ... ..... 0 .... @pd_rn_i9 + +# SVE store vector register +STR_zri 1110010 11 0. ..... 010 ... ..... ..... @rd_rn_i9 + # SVE contiguous store (scalar plus immediate) # ST1B, ST1H, ST1W, ST1D; require msz <= esz ST_zpri 1110010 .. esz:2 0.... 111 ... ..... ..... \