From patchwork Wed Jun 13 12:55:57 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Alex_Benn=C3=A9e?= X-Patchwork-Id: 138472 Delivered-To: patch@linaro.org Received: by 2002:a2e:970d:0:0:0:0:0 with SMTP id r13-v6csp711722lji; Wed, 13 Jun 2018 06:16:49 -0700 (PDT) X-Google-Smtp-Source: ADUXVKIYyp6UmCcwrafqYro514igCfqEer6ma4Ygio87pReFQAte/Qd97XNRuGMyVjQD2Zy7vAvu X-Received: by 2002:ac8:327c:: with SMTP id y57-v6mr4462738qta.14.1528895809308; Wed, 13 Jun 2018 06:16:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1528895809; cv=none; d=google.com; s=arc-20160816; b=YGo7d704yTDy7CoTjehgY0wLSWZQ7oc03Xu4pa1Z6bOSAl6JQo//8hL+6Td6ClImLV CAy7uxORJZk4yoV3C1CN5PTGOQhvRCz1IE+6c0JlLFbQbQ9Uh73xQjCMDH8OZRgm8tDM ly4XJD5qha7L5M9ZtcrdYEv2qnjRrxPjpXtGCv9X4P6g8rJCsVY+JQEoBcDGjiUOdt9Z u0yl4i0xMe0Za05maLkDlZFqgdfoCfkoPxiJ6ZOyBGPkK7lmxnrYwd8+dM61WW2Sropr lxctmUevsLuxr0GNAwYrQBgCfl3r3/V9rxbP812D+YHezllnqpMi1ITXMd5eRisaNtYG DStA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:to:from:dkim-signature:arc-authentication-results; bh=3GZt6zmPPRz/Cc8Er05snigjnuvB2tXpXhI9lbDLCgQ=; b=s8u9MfwOpDaEyZooOWBbU0UzX2B/lXATpnSCi+EKXXQoO7UcgXdIJqaQzPIUtirOrw PF1vT0xFqxL+Kb9FQ/RjEg7Gtcv3j8GbDDDXRnFjuarP+zHAUYN+xKeiXquOz2HG6Re4 UzVfIAQP6nU6EXL61D7chif/YTdcGg/QcM4rJ7j3si/Kv5zhzZALK41u5hUitfIIOUix NPIT5gexhAtDQ1Y6xPZOMDcBmFgZLleOt/k+L/CCNnfLUdU0cJb438qtVixwz2AeV+BQ 8UGf7i+/jTeimOjfMwleKLTjHMM5V3kRg6IEPJEUmKNa0OaZ4YoTPPAM/SM6QnSYHQ32 fAVQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=bWv0ExrI; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id u8-v6si2652675qvh.5.2018.06.13.06.16.49 for (version=TLS1 cipher=AES128-SHA bits=128/128); Wed, 13 Jun 2018 06:16:49 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=bWv0ExrI; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:34213 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fT5do-0002w2-LM for patch@linaro.org; Wed, 13 Jun 2018 09:16:48 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:52386) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fT5SD-0001Uk-6b for qemu-devel@nongnu.org; Wed, 13 Jun 2018 09:04:53 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1fT5SC-0005J0-3R for qemu-devel@nongnu.org; Wed, 13 Jun 2018 09:04:49 -0400 Received: from mail-wm0-x244.google.com ([2a00:1450:400c:c09::244]:36158) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1fT5SB-0005FU-Sh for qemu-devel@nongnu.org; Wed, 13 Jun 2018 09:04:48 -0400 Received: by mail-wm0-x244.google.com with SMTP id v131-v6so5285664wma.1 for ; Wed, 13 Jun 2018 06:04:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=3GZt6zmPPRz/Cc8Er05snigjnuvB2tXpXhI9lbDLCgQ=; b=bWv0ExrIoDWSsBtKBMNoVX0tx7tWJK/GZMO4Y7JFxD/FrgyOwQxoLjujJyBZ13m9qA 3HwJnWF4sCHwTt9F8CllboabCB1WI5e9wbrYUXjQg5sY6ZUqlNo2SNbdf8rYpy3giK03 YnrxBXJYpJaghKSU+i4dFAhqVOr+Cx2ZesTQ0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=3GZt6zmPPRz/Cc8Er05snigjnuvB2tXpXhI9lbDLCgQ=; b=mByL1Jk0pAl/Zc2rPqAtfPw3PMZFvrlmJxSFocAHja/0+xe7qq8gXRWxNp6AOLvN40 sh2w1s0tWm8WTHUau/L7ecrbhWOZ4YguA5pW8+eb3o2RyY2L/24rt8qrlp3S3S2NjAg7 xIOhRLk/4uvjtCfA6sEWtHJhG284v04ko8T/ZUNl0ZNCnjuHO4bKluBIphYkqrX0yPEa M62+XF3G+k4nHAN8LxFZCDgjK2IVX7mdT1WbLNiNJQ6v09FU5+90gUfKvXDXhz1/kahv 7Utg5Xe7wtyYh6gN5Q6R3akYYHFuAn+DMInYG3avu+whGpYFjb31EOWrpDBXATBJOUf8 q25w== X-Gm-Message-State: APt69E3pFQ82BN+K0l59bRj1wE2BRx557vCY/bVxtr4zdQmLG96AQmHB OB+wQIDDDA+Zabcz0FccL0WtUA== X-Received: by 2002:a1c:64d7:: with SMTP id y206-v6mr3428042wmb.43.1528895086772; Wed, 13 Jun 2018 06:04:46 -0700 (PDT) Received: from zen.linaro.local ([81.128.185.34]) by smtp.gmail.com with ESMTPSA id c3-v6sm1748869wmb.40.2018.06.13.06.04.45 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 13 Jun 2018 06:04:45 -0700 (PDT) Received: from zen.linaroharston (localhost [127.0.0.1]) by zen.linaro.local (Postfix) with ESMTP id 1928E3E12F0; Wed, 13 Jun 2018 13:56:02 +0100 (BST) From: =?utf-8?q?Alex_Benn=C3=A9e?= To: peter.maydell@linaro.org Date: Wed, 13 Jun 2018 13:55:57 +0100 Message-Id: <20180613125601.14371-19-alex.bennee@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180613125601.14371-1-alex.bennee@linaro.org> References: <20180613125601.14371-1-alex.bennee@linaro.org> MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:400c:c09::244 Subject: [Qemu-devel] [RISU PATCH v3 18/22] risu_reginfo_aarch64: left justify regnums and drop masks X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: =?utf-8?q?Alex_Benn=C3=A9e?= , qemu-arm@nongnu.org, richard.henderson@linaro.org, qemu-devel@nongnu.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Left justification is more pleasing to the eye than the default. We also drop the masking which isn't needed as we are casting to a smaller size anyway. This was split out of Richard's re-factoring work for SVE. Signed-off-by: Alex Bennée --- risu_reginfo_aarch64.c | 14 +++++++------- 1 file changed, 7 insertions(+), 7 deletions(-) -- 2.17.1 Reviewed-by: Richard Henderson diff --git a/risu_reginfo_aarch64.c b/risu_reginfo_aarch64.c index 5da9e39..3ccaf0e 100644 --- a/risu_reginfo_aarch64.c +++ b/risu_reginfo_aarch64.c @@ -90,7 +90,7 @@ int reginfo_dump(struct reginfo *ri, FILE * f) fprintf(f, " faulting insn %08x\n", ri->faulting_insn); for (i = 0; i < 31; i++) { - fprintf(f, " X%2d : %016" PRIx64 "\n", i, ri->regs[i]); + fprintf(f, " X%-2d : %016" PRIx64 "\n", i, ri->regs[i]); } fprintf(f, " sp : %016" PRIx64 "\n", ri->sp); @@ -100,9 +100,9 @@ int reginfo_dump(struct reginfo *ri, FILE * f) fprintf(f, " fpcr : %08x\n", ri->fpcr); for (i = 0; i < 32; i++) { - fprintf(f, " V%2d : %016" PRIx64 "%016" PRIx64 "\n", i, + fprintf(f, " V%-2d : %016" PRIx64 "%016" PRIx64 "\n", i, (uint64_t) (ri->simd.vregs[i] >> 64), - (uint64_t) (ri->simd.vregs[i] & 0xffffffffffffffff)); + (uint64_t) (ri->simd.vregs[i])); } return !ferror(f); @@ -119,7 +119,7 @@ int reginfo_dump_mismatch(struct reginfo *m, struct reginfo *a, FILE * f) } for (i = 0; i < 31; i++) { if (m->regs[i] != a->regs[i]) { - fprintf(f, " X%2d : %016" PRIx64 " vs %016" PRIx64 "\n", + fprintf(f, " X%-2d : %016" PRIx64 " vs %016" PRIx64 "\n", i, m->regs[i], a->regs[i]); } } @@ -148,13 +148,13 @@ int reginfo_dump_mismatch(struct reginfo *m, struct reginfo *a, FILE * f) for (i = 0; i < 32; i++) { if (m->simd.vregs[i] != a->simd.vregs[i]) { - fprintf(f, " V%2d : " + fprintf(f, " V%-2d : " "%016" PRIx64 "%016" PRIx64 " vs " "%016" PRIx64 "%016" PRIx64 "\n", i, (uint64_t) (m->simd.vregs[i] >> 64), - (uint64_t) (m->simd.vregs[i] & 0xffffffffffffffff), + (uint64_t) m->simd.vregs[i], (uint64_t) (a->simd.vregs[i] >> 64), - (uint64_t) (a->simd.vregs[i] & 0xffffffffffffffff)); + (uint64_t) a->simd.vregs[i]); } }