From patchwork Wed May 16 15:52:43 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 136042 Delivered-To: patch@linaro.org Received: by 2002:a2e:9706:0:0:0:0:0 with SMTP id r6-v6csp1142088lji; Wed, 16 May 2018 09:26:35 -0700 (PDT) X-Google-Smtp-Source: AB8JxZrmIyNcCHLXti+AMa50eS8/7+HdlcZTZ9aRrkSoYQi6Htq5mcTdqd2PMFFueC6rjb13EZrz X-Received: by 2002:a0c:bfb4:: with SMTP id s49-v6mr1664464qvj.168.1526487995063; Wed, 16 May 2018 09:26:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526487995; cv=none; d=google.com; s=arc-20160816; b=x0XDBJg+x3CF8vXHHknRtMNo8akembos3PY6S5cqus3/YNPWYSInRU380XDht5sFtW +pnWmr1Eq7E5d+8kmpLZZUw0jwjeX5L6obexKEP1Q6mRWc/3BHdv5SeEl1Y4/g8/n2eA NfNFW+7QsFBl6gY0NCVzo8l8qu1OAJlA2VqhRwVkxMGrQRROVPj9N8kr0PhVJmKj8xgW vrW/rZGw0ugperQZ9ud3MjKsKcTrmHq0yHPI1C6M8qcpgfCSlYpElp8uR1wJ9UOHSsPk nyRVZAVl90xsCzCowba+o7iwaTzppGEsY6fdwWeRiICQLXvwh+MXslQ9drrlgjQtzX8n xShA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:to:from:dkim-signature:arc-authentication-results; bh=ZC9TUm1Wa76g6xZsbJV8AL4lnK1ydFZXG6NTJq37V0g=; b=Nei8kCl1jLfpQWD/oAyARQrJlj3HOfQo3WcbrdzQxo9NzYD3IPP6AkwwXHl1hwfqDt /BZXPio56sG08RrLcHb3GWmwqRnCAIU8SiDhvzoCln3f30gd0NuQswHcMFch0N4zRFBb 7tZf3+HL3G6gTW5BrOq80txfw62TxIK+GKMSFFhtLaXAxKW/U+vN5zyjr4h/rrgyGJbw dYQw23Pe7vCl86GGfsQoeYwCcRabNoFQOs6/tuTg7f+mnVUNifGElQeGdqYgqFzhaMBY smcaeEW/D1unk2BPHBwvTqJG2jHscp+MSQhstraOm4xh37dHf42lovfYz8nZlSq19Ssb B9Fw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=G4scEjNN; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id l184-v6si1181421qkd.287.2018.05.16.09.26.34 for (version=TLS1 cipher=AES128-SHA bits=128/128); Wed, 16 May 2018 09:26:35 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=G4scEjNN; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:53980 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fIzG6-0006Ez-F7 for patch@linaro.org; Wed, 16 May 2018 12:26:34 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:42164) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fIyk4-0004kl-H9 for qemu-devel@nongnu.org; Wed, 16 May 2018 11:53:29 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1fIyk3-0005CL-En for qemu-devel@nongnu.org; Wed, 16 May 2018 11:53:28 -0400 Received: from mail-pl0-x244.google.com ([2607:f8b0:400e:c01::244]:33617) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1fIyk3-0005Bu-76 for qemu-devel@nongnu.org; Wed, 16 May 2018 11:53:27 -0400 Received: by mail-pl0-x244.google.com with SMTP id n10-v6so673974plp.0 for ; Wed, 16 May 2018 08:53:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=ZC9TUm1Wa76g6xZsbJV8AL4lnK1ydFZXG6NTJq37V0g=; b=G4scEjNNLVwVVHmNVtkh38YUbMIp9VMG8kMu35hGspt8uP/EvPNxbLtHojF+6UQJUr NkW+9qZGHu5Rz9/3GQw+1M0Sn09GdX9/G5jHRBxcqz81zf7pBuYLcutEX67GPEQzsnW9 MuZsc24Bj2a249b4INwFYHojgnkE4osPfwcW4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=ZC9TUm1Wa76g6xZsbJV8AL4lnK1ydFZXG6NTJq37V0g=; b=sGN0JvUgwQTy76P96owO4vS8DJwusgx8TCE8bztmpdyiG0iNUyuDDQyJFNkd+FF7iF JpcPNnD1LOi9ylTph9x1WVDriPvlpsCI20zRApWAkR47LWr8m8G548BoenNQV3fyIe64 z5VteZNRRp6Z/OZpe0L1lx2L4liF/tJ17NEQAWCgfXen4czhx93iGRhsGPmxUIV1IAdC rgpEjeMb1C3fuRKPjTf228hw5einox8pxihkMukc8HmMHL3PZKTGmfvT4kqgbfAv0X1o h2v7TRku0g18AfxFM51CB8AOPiEsCwOqCQRDKW/YZ+6WaFb74ACe8xgU/oUIIxPv4CtL eg8A== X-Gm-Message-State: ALKqPwcHyRBS4phkdhy6d1eTzm4uIrOKTv1YwnYcBUbtwZT6grK+nIyD 6xMpX+o9GQARU7XqH+6Fv+nlXLIoyCE= X-Received: by 2002:a17:902:8f97:: with SMTP id z23-v6mr1459157plo.329.1526486005786; Wed, 16 May 2018 08:53:25 -0700 (PDT) Received: from cloudburst.twiddle.net (97-113-2-170.tukw.qwest.net. [97.113.2.170]) by smtp.gmail.com with ESMTPSA id c3-v6sm4966632pfn.62.2018.05.16.08.53.24 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 16 May 2018 08:53:24 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Wed, 16 May 2018 08:52:43 -0700 Message-Id: <20180516155243.16937-29-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180516155243.16937-1-richard.henderson@linaro.org> References: <20180516155243.16937-1-richard.henderson@linaro.org> MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c01::244 Subject: [Qemu-devel] [PULL 28/28] fpu/softfloat: Define floatN_silence_nan in terms of parts_silence_nan X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Isolate the target-specific choice to 3 functions instead of 6. The code in floatx80_default_nan tried to be over-general. There are only two targets that support this format: x86 and m68k. Thus there is no point in inventing a mechanism for snan_bit_is_one. Move routines that no longer have ifdefs out of softfloat-specialize.h. Tested-by: Alex Bennée Reviewed-by: Alex Bennée Signed-off-by: Richard Henderson --- fpu/softfloat-specialize.h | 81 ++------------------------------------ fpu/softfloat.c | 31 +++++++++++++++ 2 files changed, 35 insertions(+), 77 deletions(-) -- 2.17.0 diff --git a/fpu/softfloat-specialize.h b/fpu/softfloat-specialize.h index ec4fb6ba8b..16c0bcb6fa 100644 --- a/fpu/softfloat-specialize.h +++ b/fpu/softfloat-specialize.h @@ -278,24 +278,6 @@ int float16_is_signaling_nan(float16 a_, float_status *status) #endif } -/*---------------------------------------------------------------------------- -| Returns a quiet NaN from a signalling NaN for the half-precision -| floating point value `a'. -*----------------------------------------------------------------------------*/ - -float16 float16_silence_nan(float16 a, float_status *status) -{ -#ifdef NO_SIGNALING_NANS - g_assert_not_reached(); -#else - if (snan_bit_is_one(status)) { - return float16_default_nan(status); - } else { - return a | (1 << 9); - } -#endif -} - /*---------------------------------------------------------------------------- | Returns 1 if the single-precision floating-point value `a' is a quiet | NaN; otherwise returns 0. @@ -334,30 +316,6 @@ int float32_is_signaling_nan(float32 a_, float_status *status) #endif } -/*---------------------------------------------------------------------------- -| Returns a quiet NaN from a signalling NaN for the single-precision -| floating point value `a'. -*----------------------------------------------------------------------------*/ - -float32 float32_silence_nan(float32 a, float_status *status) -{ -#ifdef NO_SIGNALING_NANS - g_assert_not_reached(); -#else - if (snan_bit_is_one(status)) { -# ifdef TARGET_HPPA - a &= ~0x00400000; - a |= 0x00200000; - return a; -# else - return float32_default_nan(status); -# endif - } else { - return a | (1 << 22); - } -#endif -} - /*---------------------------------------------------------------------------- | Returns the result of converting the single-precision floating-point NaN | `a' to the canonical NaN format. If `a' is a signaling NaN, the invalid @@ -706,31 +664,6 @@ int float64_is_signaling_nan(float64 a_, float_status *status) #endif } -/*---------------------------------------------------------------------------- -| Returns a quiet NaN from a signalling NaN for the double-precision -| floating point value `a'. -*----------------------------------------------------------------------------*/ - -float64 float64_silence_nan(float64 a, float_status *status) -{ -#ifdef NO_SIGNALING_NANS - g_assert_not_reached(); -#else - if (snan_bit_is_one(status)) { -# ifdef TARGET_HPPA - a &= ~0x0008000000000000ULL; - a |= 0x0004000000000000ULL; - return a; -# else - return float64_default_nan(status); -# endif - } else { - return a | LIT64(0x0008000000000000); - } -#endif -} - - /*---------------------------------------------------------------------------- | Returns the result of converting the double-precision floating-point NaN | `a' to the canonical NaN format. If `a' is a signaling NaN, the invalid @@ -886,16 +819,10 @@ int floatx80_is_signaling_nan(floatx80 a, float_status *status) floatx80 floatx80_silence_nan(floatx80 a, float_status *status) { -#ifdef NO_SIGNALING_NANS - g_assert_not_reached(); -#else - if (snan_bit_is_one(status)) { - return floatx80_default_nan(status); - } else { - a.low |= LIT64(0xC000000000000000); - return a; - } -#endif + /* None of the targets that have snan_bit_is_one use floatx80. */ + assert(!snan_bit_is_one(status)); + a.low |= LIT64(0xC000000000000000); + return a; } /*---------------------------------------------------------------------------- diff --git a/fpu/softfloat.c b/fpu/softfloat.c index c8b33e35f4..8cd2400081 100644 --- a/fpu/softfloat.c +++ b/fpu/softfloat.c @@ -2134,6 +2134,37 @@ float128 float128_default_nan(float_status *status) return r; } +/*---------------------------------------------------------------------------- +| Returns a quiet NaN from a signalling NaN for the floating point value `a'. +*----------------------------------------------------------------------------*/ + +float16 float16_silence_nan(float16 a, float_status *status) +{ + FloatParts p = float16_unpack_raw(a); + p.frac <<= float16_params.frac_shift; + p = parts_silence_nan(p, status); + p.frac >>= float16_params.frac_shift; + return float16_pack_raw(p); +} + +float32 float32_silence_nan(float32 a, float_status *status) +{ + FloatParts p = float32_unpack_raw(a); + p.frac <<= float32_params.frac_shift; + p = parts_silence_nan(p, status); + p.frac >>= float32_params.frac_shift; + return float32_pack_raw(p); +} + +float64 float64_silence_nan(float64 a, float_status *status) +{ + FloatParts p = float64_unpack_raw(a); + p.frac <<= float64_params.frac_shift; + p = parts_silence_nan(p, status); + p.frac >>= float64_params.frac_shift; + return float64_pack_raw(p); +} + /*---------------------------------------------------------------------------- | Takes a 64-bit fixed-point value `absZ' with binary point between bits 6 | and 7, and returns the properly rounded 32-bit integer corresponding to the