From patchwork Thu May 3 09:05:31 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Joel Stanley X-Patchwork-Id: 134884 Delivered-To: patch@linaro.org Received: by 10.46.151.6 with SMTP id r6csp1663481lji; Thu, 3 May 2018 02:08:01 -0700 (PDT) X-Google-Smtp-Source: AB8JxZrx3yLMT12OVe1abRFFCcgYzIqeOpjp5jtq09XxrEJvm8FM8klKuxUWoCFvhymQDfb9/AtF X-Received: by 2002:a0c:f690:: with SMTP id p16-v6mr2794197qvn.69.1525338481503; Thu, 03 May 2018 02:08:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525338481; cv=none; d=google.com; s=arc-20160816; b=KMj9hY/mLtEqsY7OGrO6QVuOOieXrzux106tLF+521ULkq0iefmTjQvDb0puHnB9ds /j+tpjYl1NGLQyytHxoAp7Yez1mMqrVDOEKiotSCSVuvY94opox8CYXgdzkiG3ciSUAc Hz8gK2XbBgxBGv8aUQ98TeL+rPjQNr1n1jAiBQ47uQGSfWt17Pl+yEWY7Aewz5IjPD8c B0hac6k3NYTA3Lv2ra4kQSF+IsoxNURllpwRp/jrZZYTDDF72ySHx98+NpqlOj0XxpKE 9mQuCFxjfxkQ8aLIlW/Bf32/fR/uPFfsIgzQ+blMRRRyREDewkEbckV1p5zp/gpsUyxs Ieuw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature:arc-authentication-results; bh=QfcGtYvdh1LP6fHXF5WhI0n8ih4lHWIN75xGGwPHdjg=; b=NqRF1wRzoZYRWfmMBj1yVhJ2lMNllG++v9q8Ag05LQjDjaoP1AC/Vp6Byh4s97nwYV Qg+iyr9+hgYPrFpjCXZHjsp6sFz818ay7kSlh5HNXlEQ+QnMuxFRGzmCe6E4IMvF1dOt cULl1WfrgPuFYmNYgMYHZDRTWINIiTVSUUCZAvC8CJ2lwwRXEbSuTZofQraI4NTBe02S vtu7IBC4yPYwTCwjFtIJBehNFcimrK5PvR80nYUd0+9Z49/2OynBhoM3Ssmpr7ix1aex CocKs/l5vLJtZP9+WbAetZAD5QQ9fmfopWp/8Q76gqWycF2kqCl4GW3KNuxfO448VCfZ VaoA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=LUJAE5mZ; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id q23-v6si627638qta.249.2018.05.03.02.08.01 for (version=TLS1 cipher=AES128-SHA bits=128/128); Thu, 03 May 2018 02:08:01 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=LUJAE5mZ; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org Received: from localhost ([::1]:54773 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fEADY-0003WC-Vv for patch@linaro.org; Thu, 03 May 2018 05:08:01 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:51646) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fEABV-0002BY-7o for qemu-devel@nongnu.org; Thu, 03 May 2018 05:05:55 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1fEABT-0008QJ-Q6 for qemu-devel@nongnu.org; Thu, 03 May 2018 05:05:53 -0400 Received: from mail-pg0-x243.google.com ([2607:f8b0:400e:c05::243]:42330) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1fEABT-0008Q0-Ha; Thu, 03 May 2018 05:05:51 -0400 Received: by mail-pg0-x243.google.com with SMTP id p9-v6so9759591pgc.9; Thu, 03 May 2018 02:05:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:from:to:cc:subject:date:message-id:in-reply-to:references; bh=QfcGtYvdh1LP6fHXF5WhI0n8ih4lHWIN75xGGwPHdjg=; b=LUJAE5mZ2rBO2mzV4nJLSJ2SQD9+bvZx28s4lovl/19SALkPJiL91zyWlIStEy5eNX ZSVSAzyvyz2JeptekHj2WPjk7mCbfr/kWdC71IYZ5KZPaTqW2nuR/kGdYiwXDNR8TLhb nHo8n/x7eKRiwsuXR3ruR8LpgAzez9Q48gdSvv7hMo/dzlRk9fft2BJjpPWHRkDozMCh PA4GASJLIeeOrcy1I3kW1jVv6ZPUwseaNQPhTyfvgcN+5k1vkOUaKyBeAyKv/dIe9PYk 0KoHJ0nKxhrCBGW5KjwdmW5zSXNojNKyCJ27s0SYxzItoQCzakn+Ty1j2TL8h6LDtUuj IhvQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references; bh=QfcGtYvdh1LP6fHXF5WhI0n8ih4lHWIN75xGGwPHdjg=; b=rbbbkmfi/IIx/etOZQIs2uGyTAFbQ0OrD/WKsjvc8z8y3uQYeRhU9GngFVZQuYcyyY 52ggblFKmYkVOH3SqSoS5JOlKv+ZouSFQxLdrQYcG9gT2jUTMSkC5Ud4x9f4fipscxL5 XGbB7ORmLxp7JepFA7upCBB6AIE8b/huLgddCr29fz1860jl0pXwH4kJ0ZPcnhZcW89s nc4q7P209dKKUrLSL5uS25/FhAi+1ViY+74Oa0HCH6KFuAUs2iS0/JCOsTHzyalI7gaY HazQNn+PFntZ0EsD4eDxdgkLSq05Hz9j3PwjElSq9b7mOKbbzazcCjZHrFWxtGQO7ktV LybA== X-Gm-Message-State: ALQs6tDemm0b5Ih/nhIPvNMOJGg+29/EDCvwDkOuRyKb8cA/YO9WYJdu j7z8AEITU/cfQNcOZF3GmHc= X-Received: by 10.167.134.20 with SMTP id p20mr22348503pfn.159.1525338350504; Thu, 03 May 2018 02:05:50 -0700 (PDT) Received: from aurora.jms.id.au ([45.124.203.19]) by smtp.gmail.com with ESMTPSA id u4sm23749464pfh.120.2018.05.03.02.05.46 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Thu, 03 May 2018 02:05:49 -0700 (PDT) Received: by aurora.jms.id.au (sSMTP sendmail emulation); Thu, 03 May 2018 18:35:43 +0930 From: Joel Stanley To: Peter Maydell Date: Thu, 3 May 2018 18:35:31 +0930 Message-Id: <20180503090532.3113-2-joel@jms.id.au> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180503090532.3113-1-joel@jms.id.au> References: <20180503090532.3113-1-joel@jms.id.au> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c05::243 Subject: [Qemu-devel] [PATCH 1/2] arm: Add Nordic Semiconductor nRF51 SoC X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Andrew Jeffery , Stefan Hajnoczi , qemu-arm@nongnu.org, qemu-devel@nongnu.org, Jim Mussared Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" The nRF51 is a Cortex-M0 microcontroller with an on-board radio module, plus other common ARM SoC peripherals. http://infocenter.nordicsemi.com/pdf/nRF51_RM_v3.0.pdf This defines a basic model of the CPU and memory, with no peripherals implemented at this stage. Signed-off-by: Joel Stanley --- default-configs/arm-softmmu.mak | 1 + hw/arm/Makefile.objs | 1 + hw/arm/nrf51_soc.c | 101 ++++++++++++++++++++++++++++++++ include/hw/arm/nrf51_soc.h | 31 ++++++++++ 4 files changed, 134 insertions(+) create mode 100644 hw/arm/nrf51_soc.c create mode 100644 include/hw/arm/nrf51_soc.h -- 2.17.0 diff --git a/default-configs/arm-softmmu.mak b/default-configs/arm-softmmu.mak index dd29e741c221..543ea965dae0 100644 --- a/default-configs/arm-softmmu.mak +++ b/default-configs/arm-softmmu.mak @@ -99,6 +99,7 @@ CONFIG_STM32F2XX_SYSCFG=y CONFIG_STM32F2XX_ADC=y CONFIG_STM32F2XX_SPI=y CONFIG_STM32F205_SOC=y +CONFIG_NRF51_SOC=y CONFIG_CMSDK_APB_TIMER=y CONFIG_CMSDK_APB_UART=y diff --git a/hw/arm/Makefile.objs b/hw/arm/Makefile.objs index 2885e3e2340b..1d7211850454 100644 --- a/hw/arm/Makefile.objs +++ b/hw/arm/Makefile.objs @@ -35,3 +35,4 @@ obj-$(CONFIG_MPS2) += mps2-tz.o obj-$(CONFIG_MSF2) += msf2-soc.o msf2-som.o obj-$(CONFIG_IOTKIT) += iotkit.o obj-$(CONFIG_FSL_IMX7) += fsl-imx7.o mcimx7d-sabre.o +obj-$(CONFIG_NRF51_SOC) += nrf51_soc.o diff --git a/hw/arm/nrf51_soc.c b/hw/arm/nrf51_soc.c new file mode 100644 index 000000000000..a2e3d6f013f0 --- /dev/null +++ b/hw/arm/nrf51_soc.c @@ -0,0 +1,101 @@ +/* + * Nordic Semiconductor nRF51 SoC + * + * Copyright 2018 Joel Stanley + * + * This code is licensed under the GPL version 2 or later. See + * the COPYING file in the top-level directory. + */ + +#include "qemu/osdep.h" +#include "qapi/error.h" +#include "qemu-common.h" +#include "hw/arm/arm.h" +#include "hw/sysbus.h" +#include "hw/boards.h" +#include "hw/devices.h" +#include "hw/misc/unimp.h" +#include "exec/address-spaces.h" +#include "sysemu/sysemu.h" +#include "qemu/log.h" +#include "cpu.h" + +#include "hw/arm/nrf51_soc.h" + +#define IOMEM_BASE 0x40000000 +#define IOMEM_SIZE 0x20000000 + +#define FLASH_BASE 0x00000000 +#define FLASH_SIZE (144 * 1024) + +#define SRAM_BASE 0x20000000 +#define SRAM_SIZE (6 * 1024) + +static void nrf51_soc_realize(DeviceState *dev_soc, Error **errp) +{ + NRF51State *s = NRF51_SOC(dev_soc); + DeviceState *nvic; + Error *err = NULL; + + /* IO space */ + create_unimplemented_device("nrf51_soc.io", IOMEM_BASE, IOMEM_SIZE); + + /* FICR */ + create_unimplemented_device("nrf51_soc.ficr", FICR_BASE, FICR_SIZE); + + MemoryRegion *system_memory = get_system_memory(); + MemoryRegion *sram = g_new(MemoryRegion, 1); + MemoryRegion *flash = g_new(MemoryRegion, 1); + + memory_region_init_ram_nomigrate(flash, NULL, "nrf51.flash", FLASH_SIZE, + &err); + if (err) { + error_propagate(errp, err); + return; + } + + vmstate_register_ram_global(flash); + memory_region_set_readonly(flash, true); + + memory_region_add_subregion(system_memory, FLASH_BASE, flash); + + memory_region_init_ram_nomigrate(sram, NULL, "nrf51.sram", SRAM_SIZE, + &err); + if (err) { + error_propagate(errp, err); + return; + } + vmstate_register_ram_global(sram); + memory_region_add_subregion(system_memory, SRAM_BASE, sram); + + /* TODO: implement a cortex m0 and update this */ + nvic = armv7m_init(get_system_memory(), FLASH_SIZE, 96, + s->kernel_filename, ARM_CPU_TYPE_NAME("cortex-m3")); +} + +static Property nrf51_soc_properties[] = { + DEFINE_PROP_STRING("kernel-filename", NRF51State, kernel_filename), + DEFINE_PROP_END_OF_LIST(), +}; + +static void nrf51_soc_class_init(ObjectClass *klass, void *data) +{ + DeviceClass *dc = DEVICE_CLASS(klass); + + dc->realize = nrf51_soc_realize; + dc->props = nrf51_soc_properties; +} + +static const TypeInfo nrf51_soc_info = { + .name = TYPE_NRF51_SOC, + .parent = TYPE_SYS_BUS_DEVICE, + .instance_size = sizeof(NRF51State), + .class_init = nrf51_soc_class_init, +}; + +static void nrf51_soc_types(void) +{ + type_register_static(&nrf51_soc_info); +} +type_init(nrf51_soc_types) + diff --git a/include/hw/arm/nrf51_soc.h b/include/hw/arm/nrf51_soc.h new file mode 100644 index 000000000000..422224bf1b0a --- /dev/null +++ b/include/hw/arm/nrf51_soc.h @@ -0,0 +1,31 @@ +/* + * Nordic Semiconductor nRF51 SoC + * + * Copyright 2018 Joel Stanley + * + * This code is licensed under the GPL version 2 or later. See + * the COPYING file in the top-level directory. + */ + +#ifndef NRF51_SOC_H +#define NRF51_SOC_H + +#include "qemu/osdep.h" +#include "hw/sysbus.h" + +#define TYPE_NRF51_SOC "nrf51-soc" +#define NRF51_SOC(obj) \ + OBJECT_CHECK(NRF51State, (obj), TYPE_NRF51_SOC) + +typedef struct NRF51State { + /*< private >*/ + SysBusDevice parent_obj; + + /*< public >*/ + char *kernel_filename; + + MemoryRegion iomem; +} NRF51State; + +#endif +