From patchwork Sun Jan 28 23:15:14 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 126116 Delivered-To: patch@linaro.org Received: by 10.46.84.92 with SMTP id y28csp1985200ljd; Sun, 28 Jan 2018 15:39:38 -0800 (PST) X-Google-Smtp-Source: AH8x224/3BWQ4NO+x9EEa8V/79nZTLiDw0X01OQ/ReeZiIjHGpJLp0ji4Zqy3NPaey7p5zGOqLnV X-Received: by 10.37.224.193 with SMTP id x184mr15536330ybg.147.1517182778397; Sun, 28 Jan 2018 15:39:38 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1517182778; cv=none; d=google.com; s=arc-20160816; b=MHmoeG91rfLouw+IuzudEzZEFuVBbEYR3kGE3dvraM0PoA5hi3Td/ywahKZP0fY1aC BW6e3HU3DgRFKKMg6GnzLneHX0ONZof/AiAULzIRZjgLtxANEe3wkv5Bfoizxzyp9X0J V9h7NbmwZdML/r9cOfMMXiAlntNFQoMq9MX1VQh4G6JPO9sykOTbuEnRn4IQQRcW5P65 kbZ/pFLbJ3XEkuZIy9K+lt0pUxBF0MFtZ39pvHqHBOI9XT1YteFsFKQZ3YBLlWU3taaF BaLpqM+jJoEPsXaIICy7eFHf0vERXHkoGRnT5kbXAdSlQD2H9FwQ0oY2RJeLs49lJVZ4 lLJA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature:arc-authentication-results; bh=mOdt0qcyMnQWoblkB3DI4JREleHkAHQJdcCTlXCiOnM=; b=ATYbcuSF0o5fbpBAg8oiRrQuDLIkkiUeSsOOILvezEK0oigqZMfLlKjvY0vBI5XlO9 iHaYFTZgZiARMd+7SqVAwd9OlvW8AfU1jOj0SWXjiOr+t9rNF5TT/8arhldgczgzPHum cp46M3fPXxRs7soLvs6Eu8pMRwKLqlPexf8C7HLAx91f0TPxDEI3qP6Asgq/muq/SB22 AZrp7o4NkPMtTrDk0voqNZ6uSBRnquvs0zOy0NkAwzTcpTIRK88jCKy9aPpONY16tSuj jtMlr31v0vBI3lxiO/Y1ToKg+9XPWpmabBzoJGl6tcMWyIYtVONkdmhTx1xirWxc+aIj YMag== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=bzu94gM9; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id t7si2748314ybg.48.2018.01.28.15.39.38 for (version=TLS1 cipher=AES128-SHA bits=128/128); Sun, 28 Jan 2018 15:39:38 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=bzu94gM9; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:45061 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1efwXx-0003sZ-OJ for patch@linaro.org; Sun, 28 Jan 2018 18:39:37 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:52267) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1efwBO-00031h-Rj for qemu-devel@nongnu.org; Sun, 28 Jan 2018 18:16:23 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1efwBN-0000F8-ET for qemu-devel@nongnu.org; Sun, 28 Jan 2018 18:16:18 -0500 Received: from mail-pg0-x242.google.com ([2607:f8b0:400e:c05::242]:43527) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1efwBN-0000Ea-5f for qemu-devel@nongnu.org; Sun, 28 Jan 2018 18:16:17 -0500 Received: by mail-pg0-x242.google.com with SMTP id n17so2997706pgf.10 for ; Sun, 28 Jan 2018 15:16:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=mOdt0qcyMnQWoblkB3DI4JREleHkAHQJdcCTlXCiOnM=; b=bzu94gM9hcOg5HkzkLmHGvmaR6NRKVVFxuAYF3hDBhDmT0GU294bZE/1uuA9IssY/b VRwwqF3TJJRu937Yy/xT6cN9aRMD8P3giVTMuaydfDKZZQlToqhZAMN9YtMo+8/7PEsQ DXja7kO3iHVFLyzd2DrGrimzizbkjwl6HeH3g= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=mOdt0qcyMnQWoblkB3DI4JREleHkAHQJdcCTlXCiOnM=; b=nlBRVb/l56ck2WOQZie7WNhqNb4EzRg70u1gzGJifeiB/7HZp9XLQ/rNT68n7e6IgX 0PT9LdBGWCe7VkraGfIPkbaAg7PRWM/qhj7QjliIIVpLAK6V+cuXcqZJy9bYGGW6fRHT GB00CMRITUNPc37GC2t1Df5xaeNYcYM9iso23mG6imieUN+ib6WYxWqQsBTdfFFbmnxx /yNGeIKoIj1zMvtgshvh4Rw+Iv+gpfXjKlHFy0SRhgJSwjb8DLQOAZu+A6IhM0kfVf4K kl+YL+ECdLzDTc8NnRJk0bY3qqXY2L358xcdqwZFZLcUOZ2xFQ84tropHZiBwSWYb31+ naIg== X-Gm-Message-State: AKwxytfuvSPa0AmmPXqV4ga1qwPgiIkCXdlNIJKI2/e4yB54t+I0tCgI zekeD4lWhK873f1C5F/49ogNDF18UcA= X-Received: by 2002:a17:902:968b:: with SMTP id n11-v6mr20222177plp.168.1517181375964; Sun, 28 Jan 2018 15:16:15 -0800 (PST) Received: from cloudburst.twiddle.net (174-21-6-47.tukw.qwest.net. [174.21.6.47]) by smtp.gmail.com with ESMTPSA id r27sm26949344pfj.75.2018.01.28.15.16.14 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Sun, 28 Jan 2018 15:16:14 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Sun, 28 Jan 2018 15:15:14 -0800 Message-Id: <20180128231528.22719-30-richard.henderson@linaro.org> X-Mailer: git-send-email 2.14.3 In-Reply-To: <20180128231528.22719-1-richard.henderson@linaro.org> References: <20180128231528.22719-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c05::242 Subject: [Qemu-devel] [PULL v4 29/43] target/hppa: Add system registers to gdbstub X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Signed-off-by: Richard Henderson --- target/hppa/gdbstub.c | 156 ++++++++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 156 insertions(+) -- 2.14.3 diff --git a/target/hppa/gdbstub.c b/target/hppa/gdbstub.c index fc27aec073..e2e9c4d77f 100644 --- a/target/hppa/gdbstub.c +++ b/target/hppa/gdbstub.c @@ -41,15 +41,93 @@ int hppa_cpu_gdb_read_register(CPUState *cs, uint8_t *mem_buf, int n) case 33: val = env->iaoq_f; break; + case 34: + val = env->iasq_f >> 32; + break; case 35: val = env->iaoq_b; break; + case 36: + val = env->iasq_b >> 32; + break; + case 37: + val = env->cr[CR_EIEM]; + break; + case 38: + val = env->cr[CR_IIR]; + break; + case 39: + val = env->cr[CR_ISR]; + break; + case 40: + val = env->cr[CR_IOR]; + break; + case 41: + val = env->cr[CR_IPSW]; + break; + case 43: + val = env->sr[4] >> 32; + break; + case 44: + val = env->sr[0] >> 32; + break; + case 45: + val = env->sr[1] >> 32; + break; + case 46: + val = env->sr[2] >> 32; + break; + case 47: + val = env->sr[3] >> 32; + break; + case 48: + val = env->sr[5] >> 32; + break; + case 49: + val = env->sr[6] >> 32; + break; + case 50: + val = env->sr[7] >> 32; + break; + case 51: + val = env->cr[CR_RC]; + break; + case 52: + val = env->cr[8]; + break; + case 53: + val = env->cr[9]; + break; + case 54: + val = env->cr[CR_SCRCCR]; + break; + case 55: + val = env->cr[12]; + break; + case 56: + val = env->cr[13]; + break; + case 57: + val = env->cr[24]; + break; + case 58: + val = env->cr[25]; + break; case 59: val = env->cr[26]; break; case 60: val = env->cr[27]; break; + case 61: + val = env->cr[28]; + break; + case 62: + val = env->cr[29]; + break; + case 63: + val = env->cr[30]; + break; case 64 ... 127: val = extract64(env->fr[(n - 64) / 2], (n & 1 ? 0 : 32), 32); break; @@ -94,15 +172,93 @@ int hppa_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n) case 33: env->iaoq_f = val; break; + case 34: + env->iasq_f = (uint64_t)val << 32; + break; case 35: env->iaoq_b = val; break; + case 36: + env->iasq_b = (uint64_t)val << 32; + break; + case 37: + env->cr[CR_EIEM] = val; + break; + case 38: + env->cr[CR_IIR] = val; + break; + case 39: + env->cr[CR_ISR] = val; + break; + case 40: + env->cr[CR_IOR] = val; + break; + case 41: + env->cr[CR_IPSW] = val; + break; + case 43: + env->sr[4] = (uint64_t)val << 32; + break; + case 44: + env->sr[0] = (uint64_t)val << 32; + break; + case 45: + env->sr[1] = (uint64_t)val << 32; + break; + case 46: + env->sr[2] = (uint64_t)val << 32; + break; + case 47: + env->sr[3] = (uint64_t)val << 32; + break; + case 48: + env->sr[5] = (uint64_t)val << 32; + break; + case 49: + env->sr[6] = (uint64_t)val << 32; + break; + case 50: + env->sr[7] = (uint64_t)val << 32; + break; + case 51: + env->cr[CR_RC] = val; + break; + case 52: + env->cr[8] = val; + break; + case 53: + env->cr[9] = val; + break; + case 54: + env->cr[CR_SCRCCR] = val; + break; + case 55: + env->cr[12] = val; + break; + case 56: + env->cr[13] = val; + break; + case 57: + env->cr[24] = val; + break; + case 58: + env->cr[25] = val; + break; case 59: env->cr[26] = val; break; case 60: env->cr[27] = val; break; + case 61: + env->cr[28] = val; + break; + case 62: + env->cr[29] = val; + break; + case 63: + env->cr[30] = val; + break; case 64: env->fr[0] = deposit64(env->fr[0], 32, 32, val); cpu_hppa_loaded_fr0(env);