From patchwork Tue Jan 16 03:33:55 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 124592 Delivered-To: patch@linaro.org Received: by 10.46.64.148 with SMTP id r20csp877599lje; Mon, 15 Jan 2018 19:45:46 -0800 (PST) X-Google-Smtp-Source: ACJfBotOYrDSvdHLqm8NFbNL9srbQ/cpMMK05pzZ75GKF9Mh7EyrIfstfoWgQ4abRS5KRqxn8rSr X-Received: by 10.129.55.149 with SMTP id e143mr25905011ywa.55.1516074346176; Mon, 15 Jan 2018 19:45:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1516074346; cv=none; d=google.com; s=arc-20160816; b=ibzZ55MTLGiFpw1yvUsg5VXXSPzIFO/QOHiipTDlV/jWW1zZ/dEQE1jTJSpoa+99vm fz9fK3VHmh8F/Wo9G4eosQQJa+DhPahvZjduDhtdLTeFZDaHPC7qDAi1D/SB0JlDAXv1 2PKgBZ/mYO80BTvOZCdSssgotvZyT89/zZ3bThu3Ic5vRPB9m8++rSUvQ47O3S0wPD9y nS0BPLdfGPZKB0Djr/OdCA/P7wppnH2sB+2CeNBd23xIY3Zy/jP7xZwG50a+/UEnGqhx DTIHnM84HcOxhRlyVhxUlr3mm0JZftTnjOGoyIjkSr8xJMgj4pDxaHMKNB6rcGPAzErZ c21Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature:arc-authentication-results; bh=acxGEq2fNn/6enx58EagUxLLjzbVqjr4Z7gQAnNLh/k=; b=aGNTXhz9JaeFaOwaPBqHH8VJG9W1f+KOaeAMSNfKZ5b5872tXTEDruehv6Dv5+0+YT 8E2b5yvm1N8Bw6BYnvfDaWgFQPwO0idMdCa7J+lGHu3dosFvGV6paiw/Qxc7izX0+u9A 8qJkV3/9pSFEendmIbHDoPUqO6KSt0RyA0kIzu6XAHWGdx+IE3Jk0Hlghy6JZDlz6e2a 0vn+FXKltMKXRsi/bM6YhwuFbJOEoHTwldbLZefo/UHMST7D7apklyC9uzIwNDLIR1yw VJVCcVrHdUS9JEsTKfRKcyTdCKs7RyCDfoGARDzi0+uH/QMlf7mBZxGXN1Qcxv0mJZkN pYzQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=SlcwiAZO; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id c12si297196ybi.92.2018.01.15.19.45.45 for (version=TLS1 cipher=AES128-SHA bits=128/128); Mon, 15 Jan 2018 19:45:46 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=SlcwiAZO; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:59174 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1ebIC1-00055k-B8 for patch@linaro.org; Mon, 15 Jan 2018 22:45:45 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:59757) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1ebI1Y-0005K1-HD for qemu-devel@nongnu.org; Mon, 15 Jan 2018 22:34:57 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1ebI1X-0003NO-Ip for qemu-devel@nongnu.org; Mon, 15 Jan 2018 22:34:56 -0500 Received: from mail-pl0-x243.google.com ([2607:f8b0:400e:c01::243]:45736) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1ebI1X-0003N8-Dp for qemu-devel@nongnu.org; Mon, 15 Jan 2018 22:34:55 -0500 Received: by mail-pl0-x243.google.com with SMTP id p5so5127949plo.12 for ; Mon, 15 Jan 2018 19:34:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=acxGEq2fNn/6enx58EagUxLLjzbVqjr4Z7gQAnNLh/k=; b=SlcwiAZO8kRZZnLWGUMlCXZAuyXoDJkLxkBG8a7aZhoEiQIdCK5AOpxLpYvVLUhoNa KAeXFq5+vvl/SdAYmwbNGKWF+oAAiGTKfEvoQkvn+zfrr4/MFeyu+Scr9ZrDtsQqN9kh Uf51YjYYy4RF56byiFEGfo/mk4GXY41u+Q8qg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=acxGEq2fNn/6enx58EagUxLLjzbVqjr4Z7gQAnNLh/k=; b=JYek+tYoYerLVgof/TafjL3Kibm3gggU4Hsbd4qezyh5Z0L5QG4CaSsCo82fwwaJC4 TT6RkK/A0ZlMP1t4dN6OYqCeWshb3QtXsAfELSo8OUY50YjLHQ8ox7KwPcQYslA2U6c3 2PxRr1FGSICLQmSHurDGqsxV4ckqVJKaDluRTifsom7b5UobQvNEO1zje/5aJt26ZSLP INeycTn6gt/qoukr8t0x5bG6qL98eYo1leCM8z1hYF8x4LKOvgc90xGOQNIylAgTp2S5 Tqpd/ncWLXKZX0DUU0ZRDYvKHh0tyd55WTrkpm83vRdOhdDDqw3k3JAyZnT9n8wjUNuT HAQA== X-Gm-Message-State: AKwxytddZkvb74g61/OOitiUuoY+cMnLlOs5O4R53jdFMvwWlyfR6rtp 4mtQKRCbwfBr0HvtfCuKiXHk2JVS0I8= X-Received: by 10.84.192.129 with SMTP id c1mr9779874pld.211.1516073694104; Mon, 15 Jan 2018 19:34:54 -0800 (PST) Received: from cloudburst.twiddle.net.com (24-181-135-57.dhcp.knwc.wa.charter.com. [24.181.135.57]) by smtp.gmail.com with ESMTPSA id c83sm1281024pfk.8.2018.01.15.19.34.52 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Mon, 15 Jan 2018 19:34:53 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Mon, 15 Jan 2018 19:33:55 -0800 Message-Id: <20180116033404.31532-18-richard.henderson@linaro.org> X-Mailer: git-send-email 2.14.3 In-Reply-To: <20180116033404.31532-1-richard.henderson@linaro.org> References: <20180116033404.31532-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c01::243 Subject: [Qemu-devel] [PATCH v9 17/26] target/arm: Use vector infrastructure for aa64 mov/not/neg X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Signed-off-by: Richard Henderson --- target/arm/translate-a64.c | 43 ++++++++++++++++++++++++++++++++++++++----- 1 file changed, 38 insertions(+), 5 deletions(-) -- 2.14.3 diff --git a/target/arm/translate-a64.c b/target/arm/translate-a64.c index 572af456d1..bc14c28e71 100644 --- a/target/arm/translate-a64.c +++ b/target/arm/translate-a64.c @@ -85,6 +85,7 @@ typedef void CryptoTwoOpEnvFn(TCGv_ptr, TCGv_i32, TCGv_i32); typedef void CryptoThreeOpEnvFn(TCGv_ptr, TCGv_i32, TCGv_i32, TCGv_i32); /* Note that the gvec expanders operate on offsets + sizes. */ +typedef void GVecGen2Fn(unsigned, uint32_t, uint32_t, uint32_t, uint32_t); typedef void GVecGen3Fn(unsigned, uint32_t, uint32_t, uint32_t, uint32_t, uint32_t); @@ -4579,14 +4580,19 @@ static void handle_fp_1src_double(DisasContext *s, int opcode, int rd, int rn) TCGv_i64 tcg_op; TCGv_i64 tcg_res; + switch (opcode) { + case 0x0: /* FMOV */ + tcg_gen_gvec_mov(0, vec_full_reg_offset(s, rd), + vec_full_reg_offset(s, rn), + 8, vec_full_reg_size(s)); + return; + } + fpst = get_fpstatus_ptr(); tcg_op = read_fp_dreg(s, rn); tcg_res = tcg_temp_new_i64(); switch (opcode) { - case 0x0: /* FMOV */ - tcg_gen_mov_i64(tcg_res, tcg_op); - break; case 0x1: /* FABS */ gen_helper_vfp_absd(tcg_res, tcg_op); break; @@ -9153,6 +9159,12 @@ static void disas_simd_3same_logic(DisasContext *s, uint32_t insn) gvec_fn = tcg_gen_gvec_andc; goto do_fn; case 2: /* ORR */ + if (rn == rm) { /* MOV */ + tcg_gen_gvec_mov(0, vec_full_reg_offset(s, rd), + vec_full_reg_offset(s, rn), + is_q ? 16 : 8, vec_full_reg_size(s)); + return; + } gvec_fn = tcg_gen_gvec_or; goto do_fn; case 3: /* ORN */ @@ -10032,6 +10044,7 @@ static void disas_simd_two_reg_misc(DisasContext *s, uint32_t insn) int rmode = -1; TCGv_i32 tcg_rmode; TCGv_ptr tcg_fpstatus; + GVecGen2Fn *gvec_fn; switch (opcode) { case 0x0: /* REV64, REV32 */ @@ -10040,8 +10053,7 @@ static void disas_simd_two_reg_misc(DisasContext *s, uint32_t insn) return; case 0x5: /* CNT, NOT, RBIT */ if (u && size == 0) { - /* NOT: adjust size so we can use the 64-bits-at-a-time loop. */ - size = 3; + /* NOT */ break; } else if (u && size == 1) { /* RBIT */ @@ -10293,6 +10305,27 @@ static void disas_simd_two_reg_misc(DisasContext *s, uint32_t insn) tcg_rmode = NULL; } + switch (opcode) { + case 0x5: + if (u && size == 0) { /* NOT */ + gvec_fn = tcg_gen_gvec_not; + goto do_fn; + } + break; + case 0xb: + if (u) { /* NEG */ + gvec_fn = tcg_gen_gvec_neg; + goto do_fn; + } + break; + + do_fn: + gvec_fn(size, vec_full_reg_offset(s, rd), + vec_full_reg_offset(s, rn), + is_q ? 16 : 8, vec_full_reg_size(s)); + return; + } + if (size == 3) { /* All 64-bit element operations can be shared with scalar 2misc */ int pass;