From patchwork Fri Dec 29 06:31:38 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 122916 Delivered-To: patch@linaro.org Received: by 10.140.22.227 with SMTP id 90csp4338805qgn; Thu, 28 Dec 2017 22:55:34 -0800 (PST) X-Google-Smtp-Source: ACJfBouW1A62H2uZSeyHlvlxayLPR6OfudqqdGyrQvquMNus2G7JnlgcC2jfkfqJR0q+srGw6MAE X-Received: by 10.129.42.87 with SMTP id q84mr23568051ywq.482.1514530534715; Thu, 28 Dec 2017 22:55:34 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1514530534; cv=none; d=google.com; s=arc-20160816; b=hoS5paCqOwaOsaWEdvFoOSDoaJAjZTuYfaBdMtEGJsI01h0/y1b98+6tsbi3TFujy/ WwY30HIrIYnaYDBGrOoPgFH3SH5rtjVgKleHqfxItFejpEJEVCpbku+u6XJq1n/j01d9 leL0YIDRw9ho6fWJ6zcILqauJuiShtStxwB8IBJx30+94M2XvsLKwsj8WFpAA9uvPgxd M4qGl4GO0u2eZNjRSGkgYXlOsGQT3ZfY0J06zgmqLDLwcKSvAdQ6qWpJdxXsve86zBpn e8SQI5llcDphZmFOBP5V8nYPp/3uToXiwpyT4BcKYLkW5oV66E5pncqX5dhM+ycEO9yj yNaA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:cc:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:references:in-reply-to :message-id:date:to:from:dkim-signature:arc-authentication-results; bh=mOdt0qcyMnQWoblkB3DI4JREleHkAHQJdcCTlXCiOnM=; b=Qq5gOfVQNgQsaJbS86ikmBgJvb1CGy/709JE9hbHao8mSB0WgNehLOXhs6blqrtQ5D pec70P2oqwPHHNw3l9Cg7RTGWHFlmZVl58ds5w/Z6/Oj8fqXMOOU/Y+NTNAC0uZ6ZhoC igA8+Os9As9uRfAxGbnSWT6KUS0ezU6OcBEKed8BJrR0BHoONNS5alk9F6LUWbf6P/9b CB0N143pplahGifShT+MTu4SDklOIeXsP0R2T1fcv7CE9awhrj/0GV9BBJtFuUiRrjFJ AvHsQiYR2DaRtcZNjez+v7jZxnxfxuqAEbXmVVPhltYUOhpQOTWcMZ/S4sRdPN+K53c3 JM/g== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=KokBt9K5; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id y62si6748157ywg.476.2017.12.28.22.55.34 for (version=TLS1 cipher=AES128-SHA bits=128/128); Thu, 28 Dec 2017 22:55:34 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=KokBt9K5; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:57095 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eUoZq-0006SM-4r for patch@linaro.org; Fri, 29 Dec 2017 01:55:34 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:50943) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eUoDX-0003Ia-Ei for qemu-devel@nongnu.org; Fri, 29 Dec 2017 01:32:32 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1eUoDW-0004rI-BT for qemu-devel@nongnu.org; Fri, 29 Dec 2017 01:32:31 -0500 Received: from mail-pg0-x243.google.com ([2607:f8b0:400e:c05::243]:34949) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1eUoDW-0004r7-3q for qemu-devel@nongnu.org; Fri, 29 Dec 2017 01:32:30 -0500 Received: by mail-pg0-x243.google.com with SMTP id q20so20713419pgv.2 for ; Thu, 28 Dec 2017 22:32:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=mOdt0qcyMnQWoblkB3DI4JREleHkAHQJdcCTlXCiOnM=; b=KokBt9K5mRGtuqlYL22JW8gRPk0LpkTQYULNvuQssMkKGJyoMBn/d92XUAplmxsvI8 KXxqBMx/OW0dZ3vIRvx6zSLxv0Tt7oJd/Nupn9RTX+8VDYdb0BEQxxknGCSSMmV8epJd 7A0vtDIcw2L2mZb6WmdeYid+P3lehcgqsXDW4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=mOdt0qcyMnQWoblkB3DI4JREleHkAHQJdcCTlXCiOnM=; b=RPoU66GVqNiDzgIj52LvFjJpD1NTRp5g+ClBOXRCHVJ/VGK6VWf42uJeYbfT8quVi4 LWo7zpdy8WSepeOQsymOS6CBst1ZGutys/IkKDf/VVx/q04xHPFKXhsFTQMM8ubAY1mp OVpcN1HFuHZOtx5QZaY2+rz9MWunVJkDrn7ynqxiYOsulUg1EF/xYxXdPCYR3UaV2M6Y cd2xQS0+EId9hnhH6M4Tg7V7V+R0/GVAjf60mRFV/ixEcguGCa3otgALqbMXv+bst607 TkroS7dhSPHHDHPlfLRmY3BQVJbNEsg3KNsR8SQh4A27puB9hQn7mID8rjaX/kArb5kK KCDA== X-Gm-Message-State: AKGB3mJ3NuIGDvL53SMFxtRrka0lP3Hg938qx/8mQDqnPga15SuUNTlJ GtRP4XRaYaUaMgUxQy4Pnhw1u+WwvVg= X-Received: by 10.98.69.209 with SMTP id n78mr33831200pfi.28.1514529148900; Thu, 28 Dec 2017 22:32:28 -0800 (PST) Received: from cloudburst.twiddle.net (97-113-183-164.tukw.qwest.net. [97.113.183.164]) by smtp.gmail.com with ESMTPSA id c28sm76539063pfe.69.2017.12.28.22.32.27 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Thu, 28 Dec 2017 22:32:27 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Thu, 28 Dec 2017 22:31:38 -0800 Message-Id: <20171229063145.29167-32-richard.henderson@linaro.org> X-Mailer: git-send-email 2.14.3 In-Reply-To: <20171229063145.29167-1-richard.henderson@linaro.org> References: <20171229063145.29167-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c05::243 Subject: [Qemu-devel] [PATCH 31/38] target/hppa: Add system registers to gdbstub X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: deller@gmx.de Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Signed-off-by: Richard Henderson --- target/hppa/gdbstub.c | 156 ++++++++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 156 insertions(+) -- 2.14.3 diff --git a/target/hppa/gdbstub.c b/target/hppa/gdbstub.c index fc27aec073..e2e9c4d77f 100644 --- a/target/hppa/gdbstub.c +++ b/target/hppa/gdbstub.c @@ -41,15 +41,93 @@ int hppa_cpu_gdb_read_register(CPUState *cs, uint8_t *mem_buf, int n) case 33: val = env->iaoq_f; break; + case 34: + val = env->iasq_f >> 32; + break; case 35: val = env->iaoq_b; break; + case 36: + val = env->iasq_b >> 32; + break; + case 37: + val = env->cr[CR_EIEM]; + break; + case 38: + val = env->cr[CR_IIR]; + break; + case 39: + val = env->cr[CR_ISR]; + break; + case 40: + val = env->cr[CR_IOR]; + break; + case 41: + val = env->cr[CR_IPSW]; + break; + case 43: + val = env->sr[4] >> 32; + break; + case 44: + val = env->sr[0] >> 32; + break; + case 45: + val = env->sr[1] >> 32; + break; + case 46: + val = env->sr[2] >> 32; + break; + case 47: + val = env->sr[3] >> 32; + break; + case 48: + val = env->sr[5] >> 32; + break; + case 49: + val = env->sr[6] >> 32; + break; + case 50: + val = env->sr[7] >> 32; + break; + case 51: + val = env->cr[CR_RC]; + break; + case 52: + val = env->cr[8]; + break; + case 53: + val = env->cr[9]; + break; + case 54: + val = env->cr[CR_SCRCCR]; + break; + case 55: + val = env->cr[12]; + break; + case 56: + val = env->cr[13]; + break; + case 57: + val = env->cr[24]; + break; + case 58: + val = env->cr[25]; + break; case 59: val = env->cr[26]; break; case 60: val = env->cr[27]; break; + case 61: + val = env->cr[28]; + break; + case 62: + val = env->cr[29]; + break; + case 63: + val = env->cr[30]; + break; case 64 ... 127: val = extract64(env->fr[(n - 64) / 2], (n & 1 ? 0 : 32), 32); break; @@ -94,15 +172,93 @@ int hppa_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n) case 33: env->iaoq_f = val; break; + case 34: + env->iasq_f = (uint64_t)val << 32; + break; case 35: env->iaoq_b = val; break; + case 36: + env->iasq_b = (uint64_t)val << 32; + break; + case 37: + env->cr[CR_EIEM] = val; + break; + case 38: + env->cr[CR_IIR] = val; + break; + case 39: + env->cr[CR_ISR] = val; + break; + case 40: + env->cr[CR_IOR] = val; + break; + case 41: + env->cr[CR_IPSW] = val; + break; + case 43: + env->sr[4] = (uint64_t)val << 32; + break; + case 44: + env->sr[0] = (uint64_t)val << 32; + break; + case 45: + env->sr[1] = (uint64_t)val << 32; + break; + case 46: + env->sr[2] = (uint64_t)val << 32; + break; + case 47: + env->sr[3] = (uint64_t)val << 32; + break; + case 48: + env->sr[5] = (uint64_t)val << 32; + break; + case 49: + env->sr[6] = (uint64_t)val << 32; + break; + case 50: + env->sr[7] = (uint64_t)val << 32; + break; + case 51: + env->cr[CR_RC] = val; + break; + case 52: + env->cr[8] = val; + break; + case 53: + env->cr[9] = val; + break; + case 54: + env->cr[CR_SCRCCR] = val; + break; + case 55: + env->cr[12] = val; + break; + case 56: + env->cr[13] = val; + break; + case 57: + env->cr[24] = val; + break; + case 58: + env->cr[25] = val; + break; case 59: env->cr[26] = val; break; case 60: env->cr[27] = val; break; + case 61: + env->cr[28] = val; + break; + case 62: + env->cr[29] = val; + break; + case 63: + env->cr[30] = val; + break; case 64: env->fr[0] = deposit64(env->fr[0], 32, 32, val); cpu_hppa_loaded_fr0(env);