From patchwork Mon Sep 14 13:52:48 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 53577 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f198.google.com (mail-wi0-f198.google.com [209.85.212.198]) by patches.linaro.org (Postfix) with ESMTPS id 1F13C2056A for ; Mon, 14 Sep 2015 14:02:01 +0000 (UTC) Received: by wisv5 with SMTP id v5sf41757459wis.0 for ; Mon, 14 Sep 2015 07:02:00 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:date :message-id:in-reply-to:references:subject:precedence:list-id :list-unsubscribe:list-archive:list-post:list-help:list-subscribe :errors-to:sender:x-original-sender :x-original-authentication-results:mailing-list; bh=fXyPRr1pCwK9+geNKx6JM6K6SIA7s3U0QOSndoAmTlE=; b=esd6+a+sUmKwu+yDcU9j82srg9iIMZEIicbcTsOt2sjsuAdY4oydWTjPaJIpkVElx3 fJnkuRY6XpuOFWcFDDbFqgJaHCIBZTPT/W41Lg5X67KuUlDDoGJ+ZBcLb1fWeI+1svJa JNOwhGMZg3+b0bV+oZOUAjXnI202dUXc0pB5f6n4+2bvCN4FY4O0UQCi1TclJ6WNCHTM xKsTRPeXgjeB6RYxQF8LGZWuRkr+KevDLe1Ox5qHa2P6nKVleh0H1nBCI07TapWC+BGp aDgWkSkvZRSiqlEmWrBpWpHO+M9flKvYjgmbHSfhHS9gw8SR1tCbxeZCUiJl02Em7Jlk kw6w== X-Gm-Message-State: ALoCoQkdYJSpVHWM9wptWw+c4nIzGR/CocbgDDAB183v93yaPqvsdYkC7ROBOutT4kjdvdBbuQZk X-Received: by 10.112.63.165 with SMTP id h5mr3135561lbs.18.1442239320388; Mon, 14 Sep 2015 07:02:00 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.6.196 with SMTP id d4ls121173laa.100.gmail; Mon, 14 Sep 2015 07:02:00 -0700 (PDT) X-Received: by 10.112.129.72 with SMTP id nu8mr14194884lbb.81.1442239320230; Mon, 14 Sep 2015 07:02:00 -0700 (PDT) Received: from mail-lb0-f173.google.com (mail-lb0-f173.google.com. [209.85.217.173]) by mx.google.com with ESMTPS id rm8si871496lbb.16.2015.09.14.07.02.00 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 14 Sep 2015 07:02:00 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.173 as permitted sender) client-ip=209.85.217.173; Received: by lbcao8 with SMTP id ao8so67813978lbc.3 for ; Mon, 14 Sep 2015 07:02:00 -0700 (PDT) X-Received: by 10.112.51.142 with SMTP id k14mr13147559lbo.76.1442239319989; Mon, 14 Sep 2015 07:01:59 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp1217005lbq; Mon, 14 Sep 2015 07:01:56 -0700 (PDT) X-Received: by 10.107.155.146 with SMTP id d140mr28173469ioe.43.1442239316454; Mon, 14 Sep 2015 07:01:56 -0700 (PDT) Received: from lists.gnu.org (lists.gnu.org. [208.118.235.17]) by mx.google.com with ESMTPS id r4si8158002igw.23.2015.09.14.07.01.56 for (version=TLSv1 cipher=RC4-SHA bits=128/128); Mon, 14 Sep 2015 07:01:56 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; Received: from localhost ([::1]:41049 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1ZbUKR-0001fu-Tu for patch@linaro.org; Mon, 14 Sep 2015 10:01:55 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:54858) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1ZbUCF-0004nw-8A for qemu-devel@nongnu.org; Mon, 14 Sep 2015 09:53:28 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1ZbUCE-0000H1-7T for qemu-devel@nongnu.org; Mon, 14 Sep 2015 09:53:27 -0400 Received: from mnementh.archaic.org.uk ([2001:8b0:1d0::1]:35073) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1ZbUCD-00005c-Vi for qemu-devel@nongnu.org; Mon, 14 Sep 2015 09:53:26 -0400 Received: from pm215 by mnementh.archaic.org.uk with local (Exim 4.80) (envelope-from ) id 1ZbUBz-0007sW-8a for qemu-devel@nongnu.org; Mon, 14 Sep 2015 14:53:11 +0100 From: Peter Maydell To: qemu-devel@nongnu.org Date: Mon, 14 Sep 2015 14:52:48 +0100 Message-Id: <1442238791-30255-2-git-send-email-peter.maydell@linaro.org> X-Mailer: git-send-email 1.7.10.4 In-Reply-To: <1442238791-30255-1-git-send-email-peter.maydell@linaro.org> References: <1442238791-30255-1-git-send-email-peter.maydell@linaro.org> X-detected-operating-system: by eggs.gnu.org: Error: Malformed IPv6 address (bad octet value). X-Received-From: 2001:8b0:1d0::1 Subject: [Qemu-devel] [PULL 01/24] arm: xlnx-zynqmp: Fix up GIC region size X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: , List-Help: , List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.maydell@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.173 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 From: Nathan Rossi The GIC in ZynqMP cover a 64K address space, however the actual registers are decoded within a 4K address space and mirrored at the 4K boundaries. This change fixes the defined size for these regions as it was set to 0x4000/16K incorrectly. Signed-off-by: Nathan Rossi Reviewed-by: Edgar E. Iglesias Message-id: 1441719672-25296-1-git-send-email-nathan@nathanrossi.com Signed-off-by: Peter Maydell --- include/hw/arm/xlnx-zynqmp.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/include/hw/arm/xlnx-zynqmp.h b/include/hw/arm/xlnx-zynqmp.h index 97622ec..4005a99 100644 --- a/include/hw/arm/xlnx-zynqmp.h +++ b/include/hw/arm/xlnx-zynqmp.h @@ -46,7 +46,7 @@ * number of memory region aliases. */ -#define XLNX_ZYNQMP_GIC_REGION_SIZE 0x4000 +#define XLNX_ZYNQMP_GIC_REGION_SIZE 0x1000 #define XLNX_ZYNQMP_GIC_ALIASES (0x10000 / XLNX_ZYNQMP_GIC_REGION_SIZE - 1) typedef struct XlnxZynqMPState {