From patchwork Thu Apr 30 18:14:26 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Christopher Covington X-Patchwork-Id: 47878 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f70.google.com (mail-la0-f70.google.com [209.85.215.70]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id B96F52121F for ; Thu, 30 Apr 2015 18:18:22 +0000 (UTC) Received: by laat2 with SMTP id t2sf18295125laa.2 for ; Thu, 30 Apr 2015 11:18:21 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:date :message-id:in-reply-to:references:cc:subject:precedence:list-id :list-unsubscribe:list-archive:list-post:list-help:list-subscribe :errors-to:sender:x-original-sender :x-original-authentication-results:mailing-list; bh=Dj2Xn3yyXy0THZ4GpTgELbx43SLUcuFUi93umbY+/rg=; b=egN/Z1uF5e/NnIGpdUbjm98WqUxehgssjbFRhnK1tN8SuWQNBRpwNGIhUjZBz1TKrr iKbZqZ7/WISr88J+DaUntJwpD6nKCh9/7TVtuSwCIVPbCO8CjK5gprzYLu/+kAasbqOm HDCJ9xA4h++cBQOyZs/ikMqaicT7opo78VNmlmsxNpZ5/vkhst4eJgFoTUbwlR5g7GSP NdJFdpOEfn0Cv0K37suxaV38YZNf/JnVzD1YdgbRTAJ+GN+nfjHlX81OVK/FqcveiSw9 vBSxez8W3+2waYYsXAfSLu5kxJA4EZZwcSSxGV79BSL6BItUQbwwwfYzwcHCS1HTLoFr GTPA== X-Gm-Message-State: ALoCoQnct+u/7HuAkYlTfSKHBVIdAw/uH2wNQkvpDzEejkOK2PxCJWCtjSKwy00/1BbgSIcKGPdD X-Received: by 10.180.97.9 with SMTP id dw9mr2505549wib.2.1430417901565; Thu, 30 Apr 2015 11:18:21 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.163.65 with SMTP id yg1ls384103lab.26.gmail; Thu, 30 Apr 2015 11:18:21 -0700 (PDT) X-Received: by 10.112.204.6 with SMTP id ku6mr4958127lbc.73.1430417901336; Thu, 30 Apr 2015 11:18:21 -0700 (PDT) Received: from mail-lb0-f179.google.com (mail-lb0-f179.google.com. [209.85.217.179]) by mx.google.com with ESMTPS id as7si2306478lbc.107.2015.04.30.11.18.21 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 30 Apr 2015 11:18:21 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.179 as permitted sender) client-ip=209.85.217.179; Received: by lbbuc2 with SMTP id uc2so50945659lbb.2 for ; Thu, 30 Apr 2015 11:18:21 -0700 (PDT) X-Received: by 10.152.37.228 with SMTP id b4mr4948939lak.117.1430417901215; Thu, 30 Apr 2015 11:18:21 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.67.65 with SMTP id l1csp3272138lbt; Thu, 30 Apr 2015 11:18:20 -0700 (PDT) X-Received: by 10.55.31.40 with SMTP id f40mr9972267qkf.49.1430417899818; Thu, 30 Apr 2015 11:18:19 -0700 (PDT) Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id f188si3075634qhe.38.2015.04.30.11.18.19 for (version=TLSv1 cipher=RC4-SHA bits=128/128); Thu, 30 Apr 2015 11:18:19 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Received: from localhost ([::1]:45272 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1Ynt2Q-0008Mz-RY for patch@linaro.org; Thu, 30 Apr 2015 14:18:18 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:38492) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1YnszU-0003d2-GH for qemu-devel@nongnu.org; Thu, 30 Apr 2015 14:15:24 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1YnszN-0002Aw-55 for qemu-devel@nongnu.org; Thu, 30 Apr 2015 14:15:16 -0400 Received: from mail-pd0-f181.google.com ([209.85.192.181]:34398) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1YnszN-0002An-0q for qemu-devel@nongnu.org; Thu, 30 Apr 2015 14:15:09 -0400 Received: by pdbqa5 with SMTP id qa5so68098776pdb.1 for ; Thu, 30 Apr 2015 11:15:08 -0700 (PDT) X-Received: by 10.68.68.240 with SMTP id z16mr10608408pbt.31.1430417708537; Thu, 30 Apr 2015 11:15:08 -0700 (PDT) Received: from covaro.wlan.qualcomm.com (rrcs-67-52-130-29.west.biz.rr.com. [67.52.130.29]) by mx.google.com with ESMTPSA id y2sm2799818pbt.46.2015.04.30.11.15.06 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 30 Apr 2015 11:15:07 -0700 (PDT) From: Christopher Covington To: peter.maydell@linaro.org, qemu-devel@nongnu.org Date: Thu, 30 Apr 2015 14:14:26 -0400 Message-Id: <1430417667-4245-4-git-send-email-christopher.covington@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1430417667-4245-1-git-send-email-christopher.covington@linaro.org> References: <1430417667-4245-1-git-send-email-christopher.covington@linaro.org> X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic] [fuzzy] X-Received-From: 209.85.192.181 Cc: Christopher Covington Subject: [Qemu-devel] [RFC 4/5] arm64: Unmask PMU bits in debug feature register X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: , List-Help: , List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: christopher.covington@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.179 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 The previously missing registers are now present in QEMU. Signed-off-by: Christopher Covington --- target-arm/helper.c | 7 +------ 1 file changed, 1 insertion(+), 6 deletions(-) diff --git a/target-arm/helper.c b/target-arm/helper.c index 863cfd0..3e6fb0b 100644 --- a/target-arm/helper.c +++ b/target-arm/helper.c @@ -3149,12 +3149,7 @@ void register_cp_regs_for_features(ARMCPU *cpu) { .name = "ID_AA64DFR0_EL1", .state = ARM_CP_STATE_AA64, .opc0 = 3, .opc1 = 0, .crn = 0, .crm = 5, .opc2 = 0, .access = PL1_R, .type = ARM_CP_CONST, - /* We mask out the PMUVer field, because we don't currently - * implement the PMU. Not advertising it prevents the guest - * from trying to use it and getting UNDEFs on registers we - * don't implement. - */ - .resetvalue = cpu->id_aa64dfr0 & ~0xf00 }, + .resetvalue = cpu->id_aa64dfr0 }, { .name = "ID_AA64DFR1_EL1", .state = ARM_CP_STATE_AA64, .opc0 = 3, .opc1 = 0, .crn = 0, .crm = 5, .opc2 = 1, .access = PL1_R, .type = ARM_CP_CONST,