From patchwork Fri Jan 23 14:49:20 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Greg Bellows X-Patchwork-Id: 43649 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lb0-f200.google.com (mail-lb0-f200.google.com [209.85.217.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 719ED218DB for ; Fri, 23 Jan 2015 14:52:07 +0000 (UTC) Received: by mail-lb0-f200.google.com with SMTP id u10sf4483896lbd.3 for ; Fri, 23 Jan 2015 06:52:06 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:date :message-id:in-reply-to:references:cc:subject:precedence:list-id :list-unsubscribe:list-archive:list-post:list-help:list-subscribe :errors-to:sender:x-original-sender :x-original-authentication-results:mailing-list; bh=07ZH7wdHizFzod63WvOYvWsbr0RLeZmJkGnXNMTF8U8=; b=kydDtMLs5F8w7UxNTJfqfXpFvLSmH0rU5wxaPlor6i2aVbc/A8MKnnqwixo+sMR6nr mWqO6aYR6M36sp7KYqX1zA4HX5tPhJb0U8WAnXDUS9Vs8aulb1Env/ZwrrwHGuCoWHNc GD5qEFfCq7ZJ8+PgxtjgZwxX6nfR2Hzto/zFfDCd9D/g35PyG/ConsSPORpDB4Q7a2Bt Csp4OTJK/9cFJnUTMnUZCTd+7V9kNYZVoPyTrG2Hb6zrHHpTHl64sjacmZ22mJXsGxWZ X3nkDmRPUQF4REhGIJRqL3m9ElqpPYK1fiM9s8uqDCwM0VIUGZHrvY1CNdbYlrSpHyf4 ftWQ== X-Gm-Message-State: ALoCoQnDDrkhEYkBDQKsKKWzplPdC0u3ZczU3l7/U5m4lDDOEaXuQiv46JikZwds+wwlu/vWceJJ X-Received: by 10.112.160.41 with SMTP id xh9mr285988lbb.12.1422024726424; Fri, 23 Jan 2015 06:52:06 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.26.200 with SMTP id n8ls272833lag.15.gmail; Fri, 23 Jan 2015 06:52:06 -0800 (PST) X-Received: by 10.152.87.50 with SMTP id u18mr7746669laz.21.1422024726269; Fri, 23 Jan 2015 06:52:06 -0800 (PST) Received: from mail-lb0-f172.google.com (mail-lb0-f172.google.com. [209.85.217.172]) by mx.google.com with ESMTPS id f10si1514164lbs.123.2015.01.23.06.52.06 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 23 Jan 2015 06:52:06 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.172 as permitted sender) client-ip=209.85.217.172; Received: by mail-lb0-f172.google.com with SMTP id l4so7433368lbv.3 for ; Fri, 23 Jan 2015 06:52:06 -0800 (PST) X-Received: by 10.152.116.43 with SMTP id jt11mr1548670lab.69.1422024726156; Fri, 23 Jan 2015 06:52:06 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.9.200 with SMTP id c8csp279301lbb; Fri, 23 Jan 2015 06:52:05 -0800 (PST) X-Received: by 10.180.210.167 with SMTP id mv7mr4425550wic.78.1422024725561; Fri, 23 Jan 2015 06:52:05 -0800 (PST) Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id hs6si3515269wjb.68.2015.01.23.06.52.05 for (version=TLSv1 cipher=RC4-SHA bits=128/128); Fri, 23 Jan 2015 06:52:05 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Received: from localhost ([::1]:59553 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1YEfae-0003eQ-A2 for patch@linaro.org; Fri, 23 Jan 2015 09:52:04 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:42850) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1YEfYL-0000Fi-6A for qemu-devel@nongnu.org; Fri, 23 Jan 2015 09:49:45 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1YEfYG-0005Ge-Iu for qemu-devel@nongnu.org; Fri, 23 Jan 2015 09:49:41 -0500 Received: from mail-pa0-f53.google.com ([209.85.220.53]:41831) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1YEfYG-0005GY-Dt for qemu-devel@nongnu.org; Fri, 23 Jan 2015 09:49:36 -0500 Received: by mail-pa0-f53.google.com with SMTP id kx10so6215739pab.12 for ; Fri, 23 Jan 2015 06:49:35 -0800 (PST) X-Received: by 10.68.189.167 with SMTP id gj7mr11981296pbc.58.1422024575521; Fri, 23 Jan 2015 06:49:35 -0800 (PST) Received: from gbellows-linaro.qualcomm.com (rrcs-67-52-129-61.west.biz.rr.com. [67.52.129.61]) by mx.google.com with ESMTPSA id oc7sm2146455pdb.68.2015.01.23.06.49.33 (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Fri, 23 Jan 2015 06:49:34 -0800 (PST) From: Greg Bellows To: qemu-devel@nongnu.org, peter.maydell@linaro.org Date: Fri, 23 Jan 2015 08:49:20 -0600 Message-Id: <1422024563-27096-2-git-send-email-greg.bellows@linaro.org> X-Mailer: git-send-email 1.8.3.2 In-Reply-To: <1422024563-27096-1-git-send-email-greg.bellows@linaro.org> References: <1422024563-27096-1-git-send-email-greg.bellows@linaro.org> X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic] [fuzzy] X-Received-From: 209.85.220.53 Cc: Greg Bellows Subject: [Qemu-devel] [PATCH 1/4] target-arm: Fix RVBAR_EL1 register encoding X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: , List-Help: , List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: greg.bellows@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.172 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 Fix the RVBAR_EL1 CP register opc2 encoding from 2 to 1 Signed-off-by: Greg Bellows Reviewed-by: Peter Maydell --- target-arm/helper.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/target-arm/helper.c b/target-arm/helper.c index 1a5e067..c9b1c08 100644 --- a/target-arm/helper.c +++ b/target-arm/helper.c @@ -3055,7 +3055,7 @@ void register_cp_regs_for_features(ARMCPU *cpu) }; ARMCPRegInfo rvbar = { .name = "RVBAR_EL1", .state = ARM_CP_STATE_AA64, - .opc0 = 3, .opc1 = 0, .crn = 12, .crm = 0, .opc2 = 2, + .opc0 = 3, .opc1 = 0, .crn = 12, .crm = 0, .opc2 = 1, .type = ARM_CP_CONST, .access = PL1_R, .resetvalue = cpu->rvbar }; define_one_arm_cp_reg(cpu, &rvbar);