From patchwork Tue Nov 4 19:26:31 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Graf X-Patchwork-Id: 40164 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ee0-f72.google.com (mail-ee0-f72.google.com [74.125.83.72]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id A883C24113 for ; Tue, 4 Nov 2014 19:38:14 +0000 (UTC) Received: by mail-ee0-f72.google.com with SMTP id d17sf9551eek.11 for ; Tue, 04 Nov 2014 11:38:13 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:date :message-id:in-reply-to:references:cc:subject:precedence:list-id :list-unsubscribe:list-archive:list-post:list-help:list-subscribe :errors-to:sender:x-original-sender :x-original-authentication-results:mailing-list; bh=UlCXoitS5cfghO9uibLaMp3J0QTUrdu+SUlZRigzYJw=; b=X2l11oAU58e3G1bDziVG4vaABBROJyyKXp+aYov01g5MURsZUx7S8Uq9UP83uDHOfD ylu+rlSyIFcKz6wb/8dd7rEftUf+zSWhYJ1A0wNYCfh2VOyLa4BH4a4k5KjeMvYl4YxF op+Il8hL7624Z3hF5tBgJ64eJXjRHhVO6KdKICY6CUDuM3l6n9sE2/8fb0MOJmm/K5Sa FFK+KR6RFncbOZln4eQHH/OYeCIpw2eLmzbxRpmka7i5nHm50LfKYsZVUxLOubtWHh26 LzjeDT+BBOZpzybhGAEiMtWpc+5R8OMRupZENWh/OZcGSfvGycqYbR+QB+k53YdqtakF 07jQ== X-Gm-Message-State: ALoCoQl5yX1U8VABWFCfJrQccCINp+i9z4ph5zHmFq7IEN8+UeEmcAj/QxBfNjLeEIG6Yaxx7Ot6 X-Received: by 10.180.218.100 with SMTP id pf4mr22654wic.4.1415129893915; Tue, 04 Nov 2014 11:38:13 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.9.66 with SMTP id x2ls901924laa.63.gmail; Tue, 04 Nov 2014 11:38:13 -0800 (PST) X-Received: by 10.112.139.196 with SMTP id ra4mr23812126lbb.95.1415129893721; Tue, 04 Nov 2014 11:38:13 -0800 (PST) Received: from mail-lb0-f175.google.com (mail-lb0-f175.google.com. [209.85.217.175]) by mx.google.com with ESMTPS id g1si2192479lag.126.2014.11.04.11.38.13 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 04 Nov 2014 11:38:13 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.175 as permitted sender) client-ip=209.85.217.175; Received: by mail-lb0-f175.google.com with SMTP id n15so3753524lbi.6 for ; Tue, 04 Nov 2014 11:38:13 -0800 (PST) X-Received: by 10.112.77.74 with SMTP id q10mr61186229lbw.66.1415129893631; Tue, 04 Nov 2014 11:38:13 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.184.201 with SMTP id ew9csp178477lbc; Tue, 4 Nov 2014 11:38:12 -0800 (PST) X-Received: by 10.224.66.7 with SMTP id l7mr79409183qai.71.1415129891669; Tue, 04 Nov 2014 11:38:11 -0800 (PST) Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id s7si2304130qak.86.2014.11.04.11.38.11 for (version=TLSv1 cipher=RC4-SHA bits=128/128); Tue, 04 Nov 2014 11:38:11 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Received: from localhost ([::1]:42562 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1Xljve-0003hF-PO for patch@linaro.org; Tue, 04 Nov 2014 14:38:10 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:36290) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1Xljkv-000217-3I for qemu-devel@nongnu.org; Tue, 04 Nov 2014 14:27:15 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1Xljkk-0007ym-Tf for qemu-devel@nongnu.org; Tue, 04 Nov 2014 14:27:05 -0500 Received: from cantor2.suse.de ([195.135.220.15]:55971 helo=mx2.suse.de) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1Xljkk-0007yB-OK; Tue, 04 Nov 2014 14:26:54 -0500 Received: from relay2.suse.de (charybdis-ext.suse.de [195.135.220.254]) by mx2.suse.de (Postfix) with ESMTP id 4CBDAAD8A; Tue, 4 Nov 2014 19:26:54 +0000 (UTC) From: Alexander Graf To: qemu-ppc@nongnu.org Date: Tue, 4 Nov 2014 20:26:31 +0100 Message-Id: <1415129211-9740-14-git-send-email-agraf@suse.de> X-Mailer: git-send-email 1.8.1.4 In-Reply-To: <1415129211-9740-1-git-send-email-agraf@suse.de> References: <1415129211-9740-1-git-send-email-agraf@suse.de> X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x (no timestamps) [generic] X-Received-From: 195.135.220.15 Cc: peter.maydell@linaro.org, qemu-devel@nongnu.org Subject: [Qemu-devel] [PULL 13/33] hw/pci/ppc4xx_pci.c: Remove unused pci4xx_cfgaddr_read/write/ops X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: , List-Help: , List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: agraf@suse.de X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.175 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 From: Peter Maydell The MemoryRegionOps struct pci4xx_cfgaddr_ops and the read and write functions it references are all unused; remove them. Signed-off-by: Peter Maydell Signed-off-by: Alexander Graf --- hw/ppc/ppc4xx_pci.c | 24 ------------------------ 1 file changed, 24 deletions(-) diff --git a/hw/ppc/ppc4xx_pci.c b/hw/ppc/ppc4xx_pci.c index 55a3cab..0bb3cdb 100644 --- a/hw/ppc/ppc4xx_pci.c +++ b/hw/ppc/ppc4xx_pci.c @@ -92,30 +92,6 @@ typedef struct PPC4xxPCIState PPC4xxPCIState; #define PCI_ALL_SIZE (PCI_REG_BASE + PCI_REG_SIZE) -static uint64_t pci4xx_cfgaddr_read(void *opaque, hwaddr addr, - unsigned size) -{ - PPC4xxPCIState *ppc4xx_pci = opaque; - PCIHostState *phb = PCI_HOST_BRIDGE(ppc4xx_pci); - - return phb->config_reg; -} - -static void pci4xx_cfgaddr_write(void *opaque, hwaddr addr, - uint64_t value, unsigned size) -{ - PPC4xxPCIState *ppc4xx_pci = opaque; - PCIHostState *phb = PCI_HOST_BRIDGE(ppc4xx_pci); - - phb->config_reg = value & ~0x3; -} - -static const MemoryRegionOps pci4xx_cfgaddr_ops = { - .read = pci4xx_cfgaddr_read, - .write = pci4xx_cfgaddr_write, - .endianness = DEVICE_LITTLE_ENDIAN, -}; - static void ppc4xx_pci_reg_write4(void *opaque, hwaddr offset, uint64_t value, unsigned size) {